VR4102 datasheet(94/701 Pages) NEC

94 / 701 page

CHAPTER 3 CPU INSTRUCTION SET SUMMARY

There are special symbols used in the instruction formats of Tables 3-15 through 3-19.

REGIMM : Opcode

Sub

: Sub-operation code

: Sub-operation identifier

: BC sub-operation code

: Branch condition identifier

: Operation code

Table 3-15. Branch Instructions

Instruction

Format and Description

Branch On Equal

BEQ rs, rt, offset

If the contents of register rs are equal to that of register rt, the program branches to the target address.

Branch On Not Equal

BNE rs, rt, offset

If the contents of register rs are not equal to that of register rt, the program branches to the target

address.

Branch On Less Than

Or Equal To Zero

BLEZ rs, offset

If the contents of register rs are less than or equal to zero, the program branches to the target address.

Branch On Greater

Than Zero

BGTZ rs, offset

If the contents of register rs are greater than zero, the program branches to the target address.

Instruction

Format and Description

Branch On Less Than

Zero

BLTZ rs, offset

If the contents of register rs are less than zero, the program branches to the target address.

Branch On Greater

Than Or Equal To

Zero

BGEZ rs, offset

If the contents of register rs are greater than or equal to zero, the program branches to the target

address.

Branch On Less Than

Zero And Link

BLTZAL rs, offset

The address of the instruction that follows delay slot is stored to register r31 (link register). If the

contents of register rs are less than zero, the program branches to the target address.

Branch On Greater

Than Or Equal To

Zero And Link

BGEZAL rs, offset

The address of the instruction that follows delay slot is stored to register r31 (link register). If the

contents of register rs are greater than or equal to zero, the program branches to the target address.

Instruction

Format and Description

Branch On

Coprocessor 0 True

BC0T offset

Adds the 16-bit offset (shifted left by two bits and sign extended to 32 bits) to the address of the

instruction in the delay slot to calculate out the branch target address. If the conditional signal of the

coprocessor 0 is true, the program branches to the target address with one-instruction delay.

Branch On

Coprocessor 0 False

BC0F offset

Adds the 16-bit offset (shifted left by two bits and sign extended to 32 bits) to the address of the

instruction in the delay slot to calculate out the branch target address. If the conditional signal of the

coprocessor 0 is false, the program branches to the target address with one-instruction delay.

offset

REGIMM

offset

sub

COP0

offset

VR4102 Datasheet(PDF) 94 Page - NEC

VR4102 Datasheet(HTML) 94 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL