Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

L9654 Datasheet(PDF) 47 Page - STMicroelectronics

Part # L9654
Description  Quad squib driver and dual sensor interface ASIC for safety application
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L9654 Datasheet(HTML) 47 Page - STMicroelectronics

Back Button L9654 Datasheet HTML 43Page - STMicroelectronics L9654 Datasheet HTML 44Page - STMicroelectronics L9654 Datasheet HTML 45Page - STMicroelectronics L9654 Datasheet HTML 46Page - STMicroelectronics L9654 Datasheet HTML 47Page - STMicroelectronics L9654 Datasheet HTML 48Page - STMicroelectronics L9654 Datasheet HTML 49Page - STMicroelectronics L9654 Datasheet HTML 50Page - STMicroelectronics L9654 Datasheet HTML 51Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 59 page
background image
DocID14218 Rev 3
47/59
L9654
Functional description
58
Figure 20. Manchester decoding using satellite protocol as an example
The decoder uses a counter to track the high to low and low to high transitions at the bit
center. A transition is considered a bit center only when an edge is detected 75% to 125% of
the reference bit time. When a single edge occurs below 75% of the reference bit time it is
considered to be a bit edge but it is ignored. When the decoder detects a second edge
below 75% of the reference bit time the device declares a bit time error via SPI, reverts to
the minimum bit time of the selected range, and waits for idle. When a valid bit center is
detected the counter resets and start counting again until another edge is detected. If the
message is not complete and no edge is detected in the range of 75% to 125% of measured
bit time, the device declares a bit time error via SPI, reverts to the minimum bit time of the
selected range, and waits for idle. The idle time is defined as 150% of the minimum bit time
of the selected protocol speed range. If there is no bit transition detected for that period of
time and the correct number of bits was received, the message is considered complete.
Bit time error and too many bits faults are stored directly into the FIFO once they are
detected without the need to wait till an idle time. Since a bit time error is reported directly
once it is detected before Idle time, too few bits error may never be reported since bit time
error is detected first.
Bit time errors and too many bits errors cause the decoder to revert to the minimum bit time
of the selected range, and discard the message. In case of a message containing multiple
errors only one error code is reported per message, errors detected in the decoding phase
have the following reporting priority; bit time errors, too many bits errors then
communication errors (CRC/Parity).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com