Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

L9654 Datasheet(PDF) 52 Page - STMicroelectronics

Part # L9654
Description  Quad squib driver and dual sensor interface ASIC for safety application
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L9654 Datasheet(HTML) 52 Page - STMicroelectronics

Back Button L9654 Datasheet HTML 48Page - STMicroelectronics L9654 Datasheet HTML 49Page - STMicroelectronics L9654 Datasheet HTML 50Page - STMicroelectronics L9654 Datasheet HTML 51Page - STMicroelectronics L9654 Datasheet HTML 52Page - STMicroelectronics L9654 Datasheet HTML 53Page - STMicroelectronics L9654 Datasheet HTML 54Page - STMicroelectronics L9654 Datasheet HTML 55Page - STMicroelectronics L9654 Datasheet HTML 56Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 59 page
background image
Functional description
L9654
52/59
DocID14218 Rev 3
Bits[2:0]
These bits program the threshold for the current demodulation affecting each individual
channel. The current ranges supported are given in Table 36.
Table 36. Current ranges supported are given in following table
Bit D2
Bit D1
Bit D0
Current Threshold (mA)
0
0
0
16.50(default)
0
0
1
19.00
0
1
0
22.50
0
1
1
26.50
1
0
0
32.00
1
0
1
39.00
1
1
0
48.50
1
1
1
60.00
All incoming satellite signals are processed through deglitch filter before reaching the
decoder. D3 enables a hysteresis around the current threshold for added noise immunity.
Bits[5:4]
These bits are used to enable the satellite channels and the internal decoders to be
commanded on or off according to the following table. The suggested sequence to avoid
spurious error code inside FIFO is to switch on the channel first, and enable decoder only
once satellite is powered.
Table 37. Satellite/decoder control
Bit D5
Bit D4
Definition
Satellite
Decoder
0
0
OFF (default)
OFF (default)
0
1
ON
OFF
1
0
ON
ON
1
1
OFF
OFF
Bits[7:6]
These bits are used to configure the number of bits in the "B" protocol data field. For these
bits to execute on any given channel, the channel has to be configured for "B" protocol
through bits <11:8> in the MCR register.
D2
Current Trip Point threshold (refer to Table 36)
D1
D0
Table 35. Channel configuration register definition
Bit
State
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com