Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC8540 Datasheet(PDF) 229 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 229 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 225Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 226Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 227Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 228Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 229Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 230Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 231Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 232Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 233Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 229 / 1302 page
background image
Instruction Flow
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
Freescale Semiconductor
5-15
If a branch resolves as correct, instructions in the target stream are marked nonspeculative and are
allowed to complete. If the branch history bits in the BTB indicated weakly taken or weakly not
taken, the prediction is upgraded to strongly taken or strongly not taken.
If a branch resolves as incorrect, instructions in the target stream are flushed from the execution
pipeline, the branch history bits are updated in the BTB entry, and nonspeculative fetching begins
from the correct path.
5.5.3
e500 Execution Pipeline
The seven stages of the e500 execution pipeline—fetch1, fetch2/predecode, decode/dispatch,
issue, execute, complete, and write back—are highlighted in grey in Figure 5-4.
Figure 5-4. Instruction Pipeline Flow
Decode Stage
SU1
Maximum four-instruction
BU
BU
SU2
fetch per clock cycle
Fetch Stage 1
Fetch Stage 2
Completion Stage
Write-Back Stage
General Issue Queue (GIQ)
Execute Stage
Maximum two-instruction
completion per clock cycle
LSU Stage 1
Stage 2
Stage 3
MU Stage 1
Stage 2
Stage 3
Stage 4
At dispatch, instructions are deallocated from the
IQ and assigned sequential positions in the CQ.
Instruction Cache
Maximum two-instruction per cycle dispatch
to the issue queues. BIQ can accept one
per cycle; GIQ can accept at most two.
Issue Stage
Divide Bypass
Postdivide
Divide
Execute
Finish
Indicates stages
Branch Issue Queue (BIQ)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com