STM32W108HB datasheet(138/278 Pages) STMICROELECTRONICS

138 / 278 page

Serial interfaces

STM32W108HB STM32W108CC STM32W108CB STM32W108CZ

138/278

Doc ID 16252 Rev 14

9.11.3

Serial controller UART baud rate register 1 (SC1_UARTBRR1)

Address offset: 0xC868

Reset value:

0x0000 0000

Reserved, must be kept at reset value

N[15:0]: The integer part of baud rate period (N) in the equation:

Bit 3 PCE: Parity control enable

This bit selects the hardware parity control (generation and detection). When the parity

control is enabled, the computed parity is inserted at the MSB position (9th bit if M=1; 8th bit

if M=0) and parity is checked on the received data. This bit is set and cleared by software.

0: Parity control disabled.

1: Parity control enabled.

Bit 2 STOP: Number of stop bits t

This bit is used for programming the stop bits.

0: 1 stop bit

1: 2 stop bits

Bit 1 M: Word length

This bit determines the word length. It is set or cleared by software.

0: 1 start bit, 7 data bits, parity bit if enabled, n stop bit

1: 1 start bit, 8 data bits, parity bit if enabled, n stop bit

Bit 0 nRTS: Request to send

This bit controls the flow of the serial data received from another device. This bit directly

controls the output at the nRTS pin (HFCE bit must be set and AHFCE bit must be cleared). It

is set or cleared by software.

0: nRTS is deasserted (pin is high, 'XOFF', RS232 negative voltage); the other device's

transmission is inhibited.

1: nRTS is asserted (pin is low, 'XON', RS232 positive voltage); the other device's

transmission is enabled.

Reserved

N[15:0]

Bit [31:16]

Bits [15:0]

Rate = 24 MHz / ( (2 * N) + F )

STM32W108HB Datasheet(PDF) 138 Page - STMicroelectronics