Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

STM32W108HB Datasheet(PDF) 140 Page - STMicroelectronics

Part # STM32W108HB
Description  High-performance, IEEE 802.15.4 wireless system-on-chip with up to 256 Kbytes of embedded Flash memory
PDF  278 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32W108HB Datasheet(HTML) 140 Page - STMicroelectronics

Back Button STM32W108HB Datasheet HTML 136Page - STMicroelectronics STM32W108HB Datasheet HTML 137Page - STMicroelectronics STM32W108HB Datasheet HTML 138Page - STMicroelectronics STM32W108HB Datasheet HTML 139Page - STMicroelectronics STM32W108HB Datasheet HTML 140Page - STMicroelectronics STM32W108HB Datasheet HTML 141Page - STMicroelectronics STM32W108HB Datasheet HTML 142Page - STMicroelectronics STM32W108HB Datasheet HTML 143Page - STMicroelectronics STM32W108HB Datasheet HTML 144Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 140 / 278 page
background image
Serial interfaces
STM32W108HB STM32W108CC STM32W108CB STM32W108CZ
140/278
Doc ID 16252 Rev 14
9.12
Serial controller: Direct memory access (DMA) registers
9.12.1
Serial controller receive DMA begin address channel A register
(SCx_DMARXBEGADDAR)
Address offset: 0xC800 (SC1_DMARXBEGADDAR) and 0xC000
(SC2_DMARXBEGADDAR)
Reset value:
0x2000 0000
Reserved, must be kept at reset value
ADD[12:0]: DMA receive buffer A start address
9.12.2
Serial controller receive DMA end address channel A register
(SCx_DMARXENDADDAR)
Address offset: 0xC804 (SC1_DMARXENDADDAR) and 0xC004
(SC2_DMARXENDADDAR)
Reset value:
0x0000 0000
Reserved, must be kept at reset value
ADD[12:0]:
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
Reserved
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Reserved
ADD[12:0]
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
Bits [31:13]
Bits [12:0]
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
Reserved
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Reserved
ADD[12:0]
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
Bits [31:13]
Bits [12:0]
Address of the last byte that is written in the DMA receive buffer A.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com