Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STM32W108HB Datasheet(PDF) 137 Page - STMicroelectronics

Part # STM32W108HB
Description  High-performance, IEEE 802.15.4 wireless system-on-chip with up to 256 Kbytes of embedded Flash memory
PDF  278 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32W108HB Datasheet(HTML) 137 Page - STMicroelectronics

Back Button STM32W108HB Datasheet HTML 133Page - STMicroelectronics STM32W108HB Datasheet HTML 134Page - STMicroelectronics STM32W108HB Datasheet HTML 135Page - STMicroelectronics STM32W108HB Datasheet HTML 136Page - STMicroelectronics STM32W108HB Datasheet HTML 137Page - STMicroelectronics STM32W108HB Datasheet HTML 138Page - STMicroelectronics STM32W108HB Datasheet HTML 139Page - STMicroelectronics STM32W108HB Datasheet HTML 140Page - STMicroelectronics STM32W108HB Datasheet HTML 141Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 137 / 278 page
background image
STM32W108HB STM32W108CC STM32W108CB STM32W108CZ
Serial interfaces
Doc ID 16252 Rev 14
137/278
9.11.2
Serial controller UART control register (SC1_UARTCR)
Address offset: 0xC85C
Reset value:
0x0000 0000
Bit 2 TXE: Transmit data register empty flag (transmitters)
This bit is set when the transmit FIFO has space for at least one byte. An interrupt is
generated if TXEIE=1 in the SCx_IER register.
0: UART FIFO registers not empty
1: UART FIFO registers empty
Bit 1 RXNE: Receive data register not empty flag (receivers)
This bit is set when the receive FIFO contains at least one byte. An interrupt is generated if
RXNEIE=1 in the SCx_IER register.
0: Data is not received
1: Received data is ready to be read
Bit 0 CTS: Clear to send flag
This bit is set by hardware when the nCTS input toggles.
0: No change occurred on the nCTS status line
1: A change occurred on the nCTS status line
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
Reserved
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Reserved
AHFCE
HFCE
PS
PCE
STOP
M
nRTS
rw
rw
rw
rw
rw
rw
rw
Bits [31:7] Reserved, must be kept at reset value
Bit 6 AHFCE: Automatic hardware flow control enable
It is set and cleared by software.
0: Automatic hardware flow control disabled
1: Automatic hardware flow control enabled
Bit 5 HFCE: Hardware flow control enable
It is set and cleared by software.
0: Hardware flow control disabled
1: Hardware flow control enabled
Bit 4 PS: Parity selection
This bit selects the odd or even parity when the parity generation/detection is enabled (PCE
bit set). It is set and cleared by software.
0: Even parity
1: Odd parity



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com