Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STM32W108HB Datasheet(PDF) 136 Page - STMicroelectronics

Part # STM32W108HB
Description  High-performance, IEEE 802.15.4 wireless system-on-chip with up to 256 Kbytes of embedded Flash memory
PDF  278 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32W108HB Datasheet(HTML) 136 Page - STMicroelectronics

Back Button STM32W108HB Datasheet HTML 132Page - STMicroelectronics STM32W108HB Datasheet HTML 133Page - STMicroelectronics STM32W108HB Datasheet HTML 134Page - STMicroelectronics STM32W108HB Datasheet HTML 135Page - STMicroelectronics STM32W108HB Datasheet HTML 136Page - STMicroelectronics STM32W108HB Datasheet HTML 137Page - STMicroelectronics STM32W108HB Datasheet HTML 138Page - STMicroelectronics STM32W108HB Datasheet HTML 139Page - STMicroelectronics STM32W108HB Datasheet HTML 140Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 136 / 278 page
background image
Serial interfaces
STM32W108HB STM32W108CC STM32W108CB STM32W108CZ
136/278
Doc ID 16252 Rev 14
9.11
Serial controller: Universal asynchronous receiver/
transmitter (UART) registers
9.11.1
Serial controller UART status register (SC1_UARTSR)
Address offset: 0xC848
Reset value:
0x0000 0040
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
Reserved
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Reserved
IDLE
PE
FE
OVR
TXE
RXNE
CTS
rr
r
r
r
r
r
Bits [31:7] Reserved, must be kept at reset value
Bit 6 IDLE: Idle line detected flag
This bit is set by hardware when both the transmit FIFO and the transmit serializer are empty.
An interrupt is generated if IDLEIE=1 in the SCx_IER register.
0: No UART idle line is detected
1: UART idle line is detected
Bit 5 PE: Parity error flag
This bit is set when the byte in the data register is received with a parity error. This bit is
updated when the data register is read, and is cleared if the receive FIFO is empty. An
interrupt is generated if PEIE=1 in the SCx_IER register.
0: No UART parity error
1: UART parity error
Bit 4 FE: Frame error flag
This bit is set when the byte in the data register is received with a frame error. This bit is
updated when the data register is read, and is cleared if the receive FIFO is empty. An
interrupt is generated if FEIE=1 in the SCx_IER register.
0: No UART frame error
1: UART frame error
Bit 3 OVR: Overrun error flag
This bit is set when the receive FIFO has been overrun. This occurs if a byte is received when
the receive FIFO is full. This bit is cleared by reading the data register. An interrupt is
generated if OVRIE=1 in the SCx_IER register.
0: No overrun error occurred
1: Overrun error occurred



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com