Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HC08KL8GRS/D Datasheet(PDF) 37 Page - NXP Semiconductors

Part # HC08KL8GRS/D
Description  High-Performance M68HC08 Architecture
PDF  256 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC08KL8GRS/D Datasheet(HTML) 37 Page - NXP Semiconductors

Back Button HC08KL8GRS/D Datasheet HTML 33Page - NXP Semiconductors HC08KL8GRS/D Datasheet HTML 34Page - NXP Semiconductors HC08KL8GRS/D Datasheet HTML 35Page - NXP Semiconductors HC08KL8GRS/D Datasheet HTML 36Page - NXP Semiconductors HC08KL8GRS/D Datasheet HTML 37Page - NXP Semiconductors HC08KL8GRS/D Datasheet HTML 38Page - NXP Semiconductors HC08KL8GRS/D Datasheet HTML 39Page - NXP Semiconductors HC08KL8GRS/D Datasheet HTML 40Page - NXP Semiconductors HC08KL8GRS/D Datasheet HTML 41Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 256 page
background image
Memory Map
Input/Output (I/O) Section
MC68HC08KL8 — Rev. 2.0
General Release Specification
Memory Map
2.3 Input/Output (I/O) Section
Addresses $0000–$003F contain most of the control, status, and data
registers. Additional I/O registers have these addresses:
•
$FE00 (break status register, BSR)
•
$FE01 (reset status register, RSR)
•
$FE03 (break flag control register, BFCR)
•
$FE04 (interrupt status register 1, INT1)
•
$FE05 (interrupt status register 2, INT2)
•
$FE0C and $FE0D (break address registers, BRKH and BRKL)
•
$FE0E (break status and control register, BSCR)
•
$FFFF (COP control register, COPCTL)
2.4 Unimplemented Memory Locations
Some addresses are unimplemented. Accessing an unimplemented
address can cause an illegal address reset if illegal address resets are
enabled. In the memory map and in the I/O register summary,
unimplemented addresses are shaded.
Some I/O bits are read-only: the write function is unimplemented. Writing
to a read-only I/O bit has no effect on MCU operation. In register figures,
the write function of read-only bits is shaded.
2.5 Reserved Memory Locations
Some addresses are reserved. Writing to a reserved address can have
unpredictable effects on MCU operation. In the memory map and in the
I/O register summary, reserved addresses are marked with the word
Reserved.
Some I/O bits are reserved. Writing to a reserved bit can have
unpredictable effects on MCU operation. In register figures, reserved
bits are marked with the letter R.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com