Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HC08KL8GRS/D Datasheet(PDF) 63 Page - NXP Semiconductors

Part # HC08KL8GRS/D
Description  High-Performance M68HC08 Architecture
PDF  256 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC08KL8GRS/D Datasheet(HTML) 63 Page - NXP Semiconductors

Back Button HC08KL8GRS/D Datasheet HTML 59Page - NXP Semiconductors HC08KL8GRS/D Datasheet HTML 60Page - NXP Semiconductors HC08KL8GRS/D Datasheet HTML 61Page - NXP Semiconductors HC08KL8GRS/D Datasheet HTML 62Page - NXP Semiconductors HC08KL8GRS/D Datasheet HTML 63Page - NXP Semiconductors HC08KL8GRS/D Datasheet HTML 64Page - NXP Semiconductors HC08KL8GRS/D Datasheet HTML 65Page - NXP Semiconductors HC08KL8GRS/D Datasheet HTML 66Page - NXP Semiconductors HC08KL8GRS/D Datasheet HTML 67Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 256 page
background image
Central Processor Unit (CPU)
CPU Registers
MC68HC08KL8 — Rev. 2.0
General Release Specification
Central Processor Unit (CPU)
6.4.5 Condition Code Register
The 8-bit condition code register contains the interrupt mask and five
flags that indicate the results of the instruction just executed. Bits 6 and
5 are set permanently to logic 1. The following paragraphs describe the
functions of the condition code register.
V — Overflow Flag
The CPU sets the overflow flag when a two's complement overflow
occurs. The signed branch instructions BGT, BGE, BLE, and BLT use
the overflow flag.
1 = Overflow
0 = No overflow
H — Half-Carry Flag
The CPU sets the half-carry flag when a carry occurs between
accumulator bits 3 and 4 during an ADD or ADC operation. The half-
carry flag is required for binary-coded decimal (BCD) arithmetic
operations. The DAA instruction uses the states of the H and C flags
to determine the appropriate correction factor.
1 = Carry between bits 3 and 4
0 = No carry between bits 3 and 4
I — Interrupt Mask
When the interrupt mask is set, all maskable CPU interrupts are
disabled. CPU interrupts are enabled when the interrupt mask is
cleared. When a CPU interrupt occurs, the interrupt mask is set
automatically after the CPU registers are saved on the stack, but
before the interrupt vector is fetched.
1 = Interrupts disabled
0 = Interrupts enabled
Bit 7
6
5
4
3
2
1
Bit 0
Read:
V
1
1
H
I
NZC
Write:
Reset:
X
1
1
X
1
X
X
X
X = Indeterminate
Figure 6-6. Condition Code Register (CCR)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com