| Electronic Components Datasheet Search |
|
STM32U535NET6QTR Datasheet(PDF) 133 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32U535NET6QTR Datasheet(HTML) 133 Page - STMicroelectronics |
|
133 / 278 page ![]() DS14217 Rev 1 133/278 STM32U535xx Electrical characteristics 253 5.3.2 Operating conditions at power-up/power-down The parameters given in the table below are derived from tests performed under the ambient temperature condition summarized in Table 32. 5.3.3 Embedded reset and power control block characteristics The parameters given in the table below are derived from tests performed under the ambient temperature conditions summarized in Table 32. 6. The I/Os powered by VSW are: - PC13, PC14, PC15 when VDD is present. - PC13, PC14, PC15, and all FT_t I/Os in VBAT mode. 7. In low-power dissipation state, TA can be extended to this range as long as TJ does not exceed TJ max. Table 33. Operating conditions at power-up/power-down Symbol Parameter Conditions Min Max Unit tVDD VDD rise-time rate - 0 ∞ µs/V VDD fall-time rate ULPMEN = 0 (default value) 20 ∞ Standby mode, BOR level 0 selected with ULPMEN = 1 250 ∞ ms/V Table 34. Embedded reset and power control block characteristics(1) Symbol Parameter Conditions Min Typ Max Unit tRSTTEMPO(2) Reset temporization after BOR0 is detected VDD rising - - 900 μs |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |