Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

M95P16-EXCS/EF Datasheet(PDF) 9 Page - STMicroelectronics

Part # M95P16-EXCS/EF
Description  Ultra low power 16 Mbit serial SPI page EEPROM with dual and quad outputs
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M95P16-EXCS/EF Datasheet(HTML) 9 Page - STMicroelectronics

Back Button M95P16-EXCS/EF Datasheet HTML 5Page - STMicroelectronics M95P16-EXCS/EF Datasheet HTML 6Page - STMicroelectronics M95P16-EXCS/EF Datasheet HTML 7Page - STMicroelectronics M95P16-EXCS/EF Datasheet HTML 8Page - STMicroelectronics M95P16-EXCS/EF Datasheet HTML 9Page - STMicroelectronics M95P16-EXCS/EF Datasheet HTML 10Page - STMicroelectronics M95P16-EXCS/EF Datasheet HTML 11Page - STMicroelectronics M95P16-EXCS/EF Datasheet HTML 12Page - STMicroelectronics M95P16-EXCS/EF Datasheet HTML 13Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 63 page
background image
3
Signal description
During device operation, VCC must be held stable and within the specified valid range VCC(min) to VCC(max).
All the input and output signals, described in the following sections, must be held high or low (according to VIH,
VOH, VIL, VOL voltages specified in Table 25. DC characteristics - Other parameters).
3.1
Serial data output (Q-DQ1)
This output is a push-pull buffer. The signal is used to transfer data out of the device, serially. Data are shifted out
on the falling edge of Serial clock (C).
With the Dual output and Quad output read commands, this pin remains an output pin (DQ1) in conjunction with
other pins, to allow four bits of data on DQ0-3 to be clocked out on every falling edge of SCK.
To maintain consistency with the SPI nomenclature, the Data output Q (DQ1) pin is referenced to as MISO,
unless specifically addressing the Dual output and Quad output modes (in this case it is referenced as DQ1).
The serial output pin is in high-Z whenever the device is deselected (S is deasserted).
3.2
Serial data input (D-DQ0)
This is a CMOS input/output with no internal pull-up/down. The signal is used to transfer data into the device,
serially. It receives instructions, addresses and the data to be written. Values are latched on the rising edge of
Serial clock (C).
With the Dual-output and Quad-output read commands, this pin becomes a push/pull output buffer (DQ0), in
conjunction with other pins, to allow four bits of data on DQ0-3 to be clocked out on every falling edge of SCK.
To maintain consistency with the SPI nomenclature, the Data input D (DQ0) pin is referenced as MOSI.
The D pin is in a high-impedance state whenever the device is deselected (S is deasserted).
3.3
Serial clock (C)
This is a CMOS input with no internal pull up/down. This signal synchronizes the timing of the serial interface. The
instructions, the addresses, or the data present on the serial data input (D) are latched on the rising edge of the
serial clock (C), while the output data on the DQn pins is changed after the falling edge of the serial clock (C).
3.4
Chip select (S)
This is a CMOS input with no internal pull up/down. When this signal is high, the device is deselected and
Serial data outputs (DQ0-3) are in high impedance. The device is in Standby power mode (not Deep power-down
mode), unless an internal Write cycle is in progress.
Driving Chip select (S) low selects the device, putting it in Active power mode.
After power-up, a falling edge on Chip select (S) is required prior to the start of any instruction. A low to high
transition is required to end an operation.
An external pull-up on S is required so that, at power-up, voltage on S follows the power supply voltage on VCC.
3.5
Hold (HOLD-DQ3)
This pin is a CMOS input with no internal pull-up/down, and a push-pull output buffer. This signal is used to pause
all serial communications with the device, without deselecting it.
During the Hold condition, the Serial data output (Q) is high-Z, while the Serial data input (D) and Serial clock (C)
are Don’t care.
To start the Hold condition, the device must be selected by driving Chip select (S) low.
When the device is selected with HOLD low and C high, it switches into the Hold condition when C transits low.
The HOLD pin supports dual and quad output reads (see Section 4.3 and Section 4.4).
With the fast read quad output command, the HOLD function is no longer available after the last bit of the third
address bytes of the command, and the HOLD pin becomes an output pin (DQ3). In conjunction with other pins,
this allows four-bit data to be clocked into DQ3 on every falling edge of SCK.
For consistency with the SPI nomenclature, this pin is referred to as the HOLD pin, unless specifically addressing
the Quad output mode, in which case it is referred to as DQ3.
M95P16-I M95P16-E
Signal description
DS13710 - Rev 1
page 9/63



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com