Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

RYZ024A Datasheet(PDF) 8 Page - Renesas Technology Corp

Part # RYZ024A
Description  LTE Category M1 Module
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RYZ024A Datasheet(HTML) 8 Page - Renesas Technology Corp

Back Button RYZ024A Datasheet HTML 4Page - Renesas Technology Corp RYZ024A Datasheet HTML 5Page - Renesas Technology Corp RYZ024A Datasheet HTML 6Page - Renesas Technology Corp RYZ024A Datasheet HTML 7Page - Renesas Technology Corp RYZ024A Datasheet HTML 8Page - Renesas Technology Corp RYZ024A Datasheet HTML 9Page - Renesas Technology Corp RYZ024A Datasheet HTML 10Page - Renesas Technology Corp RYZ024A Datasheet HTML 11Page - Renesas Technology Corp RYZ024A Datasheet HTML 12Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 40 page
background image
RYZ024A
Datasheet
R19DS0115EU0101 Rev.1.01
Page 8 of 38
Nov.14.22
Pad
#
Pad Name
Primary Function
Alternate
Function
Power
Group
Direction
Pad
Type
State
at
reset
PULSE0/
19M2_OUT
19M2_OUT
18
GPIO32/
PWM1/
PULSE1
GPIO32
(See Note 1)
PWM1/
PULSE1
PVDD_1V8
In/Out
BIDIR
HighZ
9
GPIO33/
TX_IND
TX_IND
GPIO33
PVDD_1V8
In/Out
BIDIR
HighZ,
2 mA
Primary Function: Transmission indicator (TX_IND, OUT). Active high.
10
GPIO34/
ANT_TUNE0
ANT_TUNE0
GPIO34
PVDD_1V8
In/Out
BIDIR
HighZ,
2 mA
Primary Function: Antenna tuning (ANT_TUNE0, OUT)
11
GPIO35/
ANT_TUNE1
ANT_TUNE1
GPIO35
PVDD_1V8
In/Out
BIDIR
HighZ,
2 mA
Primary Function: Antenna tuning (ANT_TUNE1, OUT)
20
RESERVED/
FFF_FFH
RESERVED
N/A
PVDD_1V8
N/A
BIDIR
HighZ,
2 mA
Boot mode selection (FFF_FFH, IN). This pad needs a pull-down resistor by
default.
15,
17,
53,
74,
75,
76,
77,
94
RESERVED
RESERVED
N/A
PVDD_1V8
N/A
BIDIR
N/A
Do not connect
46
RESETN
EXT_RST_N
N/A
PMU_5V
In
IN
In,
Pull-
up
Module HW reset signal. Active low. The minimum duration of a reset pulse on
the RESETN signal is 100 ns.
16
RING0
RING0
N/A
PVDD_1V8
In/Out
BIDIR
HighZ,
2 mA
UART0 ring line (RING0, OUT). Enabled by default with inverted polarity.
48
WAKE0
WAKE0
N/A
PMU_5V
In
IN
HighZ
Wake #0 input line (WAKE0, IN), disabled by default.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com