MPC750ECSLASHD datasheet(20/44 Pages) NXP

20 / 44 page

MPC750A RISC Microprocessor Hardware Speciﬁcations

Electrical and Thermal Characteristics

Figure 9. L2 Bus Output Timing Diagrams

1.4.3 IEEE 1149.1 AC Timing Speciﬁcations

Table 14 provides the IEEE 1149.1 (JTAG) AC timing speciﬁcations as deﬁned in Figure 10, Figure 11,

Figure 12, and Figure 13.

Table 14. JTAG AC Timing Specifications (Independent of SYSCLK)

At recommended operating conditions (See Table 3), CL = 50 pF

Num

Characteristic

Min

Max

Unit

Notes

TCK frequency of operation

33.3

MHz

TCK cycle time

—

TCK clock pulse width measured at 1.4V

—

TCK rise and fall times

Speciﬁcation obsolete, intentionally omitted

TRST assert time

—

Boundary-scan input data setup time

—

Boundary-scan input data hold time

—

TCK to output data valid

TCK to output high impedance

3, 4

TMS, TDI data setup time

—

VM = Midpoint Voltage (1.4V)

L2SYNC_IN

ALL OUTPUTS

L2DATA BUS

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

IVE

D B

Y F

INC

MPC750EC/D Datasheet(PDF) 20 Page - NXP Semiconductors

MPC750EC/D Datasheet(HTML) 20 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

Datasheet Download

Link URL