UPD75P3018A datasheet(4/66 Pages) RENESAS

4 / 66 page

µPD75P3018A

Data Sheet U11917EJ2V1DS

FUNCTION OUTLINE

Item

Function

Instruction execution time

• 0.95, 1.91, 3.81, 15.3

µs (main system clock: at 4.19 MHz operation)

• 0.67, 1.33, 2.67, 10.7

µs (main system clock: at 6.0 MHz operation)

• 122

µs (subsystem clock: at 32.768 kHz operation)

Internal memory

PROM

32768

× 8 bits

RAM

1024

× 4 bits

General-purpose register

• 4-bit operation: 8

× 4 banks

• 8-bit operation: 4

× 4 banks

Input/output port

CMOS input

On-chip pull-up resistor connection can be specified by using software: 23

CMOS input/output

CMOS output

Also used for segment pins

N-ch open-drain input/output

13 V breakdown voltage

Total

LCD controller/driver

• Segment number selection : 24/28/32 segments (can be changed to CMOS

output port in unit of 4; max. 8)

• Display mode selection

: Static, 1/2 duty (1/2 bias), 1/3 duty (1/2 bias)

1/3 duty (1/3 bias), 1/4 duty (1/3 bias)

Timer

5 channels:

• 8-bit timer/event counter: 3 channels (can be used for 16-bit timer/event counter,

carrier generator, timer with gate)

• Basic interval timer/watchdog timer: 1 channel

• Watch timer: 1 channel

Serial interface

• 3-wire serial I/O mode ... MSB or LSB can be selected for transferring first bit

• 2-wire serial I/O mode

• SBI mode

Bit sequential buffer (BSB)

16 bits

Clock output (PCL)

•

Φ, 524, 262, 65.5 kHz (main system clock: at 4.19 MHz operation)

•

Φ, 750, 375, 93.8 kHz (main system clock: at 6.0 MHz operation)

Buzzer output (BUZ)

• 2, 4, 32 kHz

(main system clock: at 4.19 MHz operation

or subsystem clock: at 32.768 kHz operation)

• 2.93, 5.86, 46.9 kHz (main system clock: at 6.0 MHz operation)

Vectored interrupt

• External : 3

• Internal : 5

Test input

• External : 1

• Internal : 1

System clock oscillator

• Ceramic or crystal oscillator for main system clock oscillation

• Crystal oscillator for subsystem clock oscillation

Standby function

STOP/HALT mode

Power supply voltage

VDD = 1.8 to 5.5 V

Package

• 80-pin plastic QFP (14

× 14 mm)

• 80-pin plastic TQFP (fine pitch) (12

× 12 mm)

UPD75P3018A Datasheet(PDF) 4 Page - Renesas Technology Corp

UPD75P3018A Datasheet(HTML) 4 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

Datasheet Download

Link URL