UPD75P3018A datasheet(19/66 Pages) RENESAS

19 / 66 page

µPD75P3018A

Data Sheet U11917EJ2V1DS

Figure 6-2. Program Memory Map (Mk I mode)

Remark

For instructions other than those noted above, the BR PCDE and BR PCXA instructions can be used to branch

to addresses with changes in the PC’s low-order 8 bits only.

MBE

RBE

Internal reset start address (high-order 6 bits)

Internal reset start address (low-order 8 bits)

INTBT/INT4 start address (high-order 6 bits)

INTBT/INT4 start address (low-order 8 bits)

INT0 start address (high-order 6 bits)

INT0 start address (low-order 8 bits)

INT1 start address (high-order 6 bits)

INT1 start address (low-order 8 bits)

INTCSI start address (high-order 6 bits)

INTCSI start address (low-order 8 bits)

INTT0 start address (high-order 6 bits)

INTT0 start address (low-order 8 bits)

INTT1, INTT2 start address (high-order 6 bits)

INTT1, INTT2 start address (low-order 8 bits)

Reference table for GETI instruction

0000H

0002H

0004H

0006H

0008H

000AH

000CH

007FH

0080H

07FFH

0800H

0FFFH

1000H

1FFFH

2000H

2FFFH

3000H

3FFFH

CALLF

!faddr instruction

entry address

Branch addresses for

the following instructions

• BR BCDE

• BR BCXA

• BR !addr

• CALL !addr

Branch/call

address

by GETI

BR $addr instruction

relative branch address

(–15 to –1,

+2 to +16)

BRCB

!caddr instruction

branch address

BRCB

!caddr instruction

branch address

BRCB

!caddr instruction

branch address

BRCB

!caddr instruction

branch address

0020H

UPD75P3018A Datasheet(PDF) 19 Page - Renesas Technology Corp

UPD75P3018A Datasheet(HTML) 19 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

Datasheet Download

Link URL