Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMP112A/B/N Datasheet(PDF) 32 Page - Texas Instruments

Part # TMP112A/B/N
Description  TMP112x High-Accuracy, Low-Power, Digital Temperature Sensors With SMBus and Two-Wire Serial Interface in SOT563 and X2SON Packages
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TMP112A/B/N Datasheet(HTML) 32 Page - Texas Instruments

Back Button TMP112A/B/N Datasheet HTML 28Page - Texas Instruments TMP112A/B/N Datasheet HTML 29Page - Texas Instruments TMP112A/B/N Datasheet HTML 30Page - Texas Instruments TMP112A/B/N Datasheet HTML 31Page - Texas Instruments TMP112A/B/N Datasheet HTML 32Page - Texas Instruments TMP112A/B/N Datasheet HTML 33Page - Texas Instruments TMP112A/B/N Datasheet HTML 34Page - Texas Instruments TMP112A/B/N Datasheet HTML 35Page - Texas Instruments TMP112A/B/N Datasheet HTML 36Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 47 page
background image
8.3.2 Layout Example
Serial Bus Traces
Pull-Up Resistors
Supply Bypass
Capacitor
Via to Power or Ground Plane
Via to Internal Layer
Supply Voltage
SCL
GND
ALERT
ADD0
V+
SDA
Ground Plane for
Thermal Coupling
to Heat Source
Heat Source
Figure 8-7. Layout Example (SOT563-6 package)
There are special considerations that need to be taken for the TMP112 X2SON package. These considerations
are due to the center pad being electrically connected to either address or alert (depending on the orderables
shown in Address and Alert Variant Device Target Address) and because of the dimensions of the package and
the pads. With the address option, the center pad can be directly connected with a trace on the same layer to the
desired pin of the device as shown in Figure 8-5.
When using the ALERT pin of the device, this signal can be either routed out in between the pads or on a
different layer using a via within the center pad as shown in Figure 8-6. Both of these methods have constraints
that must be considered as explained below. Ultimately, choosing one of these methods depends on the
specifications of the board manufacturing process:
• Routing in between pads introduces trace clearance and trace width limitations. As the maximum space
between pads is 0.26 mm (10.2 mil), assuming a trace width of 0.1 mm (4 mil) limits the minimum clearance
to 0.08 mm (3.15 mil).
• Routing on a different layer using a via has specific benefits to the user application. For instance,
minimum trace clearance and trace width are higher but require a via on the center pad with specific
dimensions. The via diameter must be less than 0.305 mm (13.78 mil) to keep the via smaller than the center
pad and a minimum drill diameter of 0.1 mm (4 mil) can be assumed to avoid manufacturing issues. With this
TMP112
SBOS473J – MARCH 2009 – REVISED FEBRUARY 2024
www.ti.com
32
Submit Document Feedback
Copyright © 2024 Texas Instruments Incorporated
Product Folder Links: TMP112



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com