Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

ST72324BJ2 Datasheet(PDF) 56 Page - STMicroelectronics

Part # ST72324BJ2
Description  8-bit MCU, 3.8 to 5.5 V operating range with 8 to 32 Kbyte Flash/ROM, 10-bit ADC, 4 timers, SPI, SCI
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72324BJ2 Datasheet(HTML) 56 Page - STMicroelectronics

Back Button ST72324BJ2 Datasheet HTML 52Page - STMicroelectronics ST72324BJ2 Datasheet HTML 53Page - STMicroelectronics ST72324BJ2 Datasheet HTML 54Page - STMicroelectronics ST72324BJ2 Datasheet HTML 55Page - STMicroelectronics ST72324BJ2 Datasheet HTML 56Page - STMicroelectronics ST72324BJ2 Datasheet HTML 57Page - STMicroelectronics ST72324BJ2 Datasheet HTML 58Page - STMicroelectronics ST72324BJ2 Datasheet HTML 59Page - STMicroelectronics ST72324BJ2 Datasheet HTML 60Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 188 page
background image
I/O ports
ST72324B
56/188
Caution:
The alternate function must not be activated as long as the pin is configured as input with
interrupt, in order to avoid generating spurious interrupts.
Table 28.
I/O port configurations
Hardware configuration
1.
When the I/O port is in input configuration and the associated alternate function is enabled as an output,
reading the DR register will read the alternate function output status.
2.
When the I/O port is in output configuration and the associated alternate function is enabled as an input,
the alternate function reads the pin status given by the DR register content.
VDD
RPU
W
R
true open drain
Not implemented in
I/O ports
Pad
Pull-up
condition
DR
register
DR register access
Data bus
Alternate input
External interrupt
source (eix)
Interrupt
condition
Analog input
Pad
RPU
R/W
VDD
DR register access
DR
register
true open drain
Not implemented in
I/O ports
Data bus
Alternate
output
Alternate
enable
Pad
RPU
DR
R/W
VDD
true open drain
Not implemented in
I/O ports
DR register access
register
Data bus
Alternate
enable
Alternate
output



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com