MPC8280 datasheet(330/1386 Pages) FREESCALE

330 / 1386 page

PCI Bridge

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

9-22

Freescale Semiconductor

•

If the transaction address is within one of the two inbound PCI translation windows, the transaction

is sent to the core side of the PCI bridge with address translation.

This window is provided for the PCI master to access the MPC8280's

internal (dual port) registers/area. Its size is assumed to be fixed at 128K

bytes. It translates to the MPC8280's IMMR value for the upper bits of the

address. This way, the PCI master can access any of the PCI bridge registers

(DMA/MU, etc.) without wasting an inbound translation window. In effect,

it suggests that we have a total of three inbound windows, 2 with ATUs and

one with PIMMR.

An address decode flow chart for transactions from a PCI bus master to the PCI bridge is shown in

Figure 9-12.

Figure 9-12. Address Decode Flow Chart for PCI Mastered Transactions

Yes

PCI mastered

transaction

Hit

PIMMR

Yes

(1): IMMR+0x10400

≤ addr ≤ IMMR+0x10bff

Hit

Inbound ATU

No DEVSEL

Translate the

address

Hit PCI

internal registers

Yes

Hit

IMMR

Yes

Execute register

access to

PCI interface

internal registers

Issue transaction

to 60x bus

(1)

MPC8280 Datasheet(PDF) 330 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 330 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL