Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC8280 Datasheet(PDF) 1109 Page - Freescale Semiconductor, Inc

Part # MPC8280
Description  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 1109 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 1105Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1106Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1107Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1108Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1109Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1110Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1111Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1112Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 1113Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 1109 / 1386 page
background image
ATM AAL2
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
Freescale Semiconductor
33-3
Figure 33-3. AAL2 Switching Example
33.2
Features
The MPC8280’s AAL2 features are as follows:
•
Fully complies with ITU-T I.363.2 (09/97 and 11/00) and ITU-T I.366.1 (06/98) specifications.
•
Number of AAL2 external channels supported is subject to internal memory constraints
— Each external channel requires space for one Transmit Queue Descriptor in internal memory.
Typically, up to 1000 external channels can be supported.
•
Supports CBR, VBR and UBR+ traffic types
— PCR pacing (with optional Timer_CU)
— VBR pacing (with optional Timer_CU)
— UBR+ pacing (no Timer_CU support)
•
Priority mechanism for transmitting per VC. The priority mechanism provides for TX queues
having equal or differing priorities. The SSSAR TX queues can be prioritized flexibly among the
CPS TX queues.
•
Timer_CU support
•
NoSTF mode support
•
Support for partially filled cells
•
User-defined cells (as described in Section 31.7, “User-Defined Cells (UDC)”).
•
Interrupt indications include the ATM channel number, the CID, and the event type. The events
reported are TX buffer not ready, TX buffer transmitted, RX buffer not ready, RX buffer, RX
SSSAR frame, and RX AAL2 error events.
•
CPS switching
— Switching from a receive PHY1 | VP1 | VC1 | CID1 combination to another transmit PHY2 |
VP2 | VC2 | CID2 combination
— Partial packet discard support
— For each switched queue, a counter for the total number of packets in the queue is available.
•
CPS Receiver
— Segmentation of CPS PDU directly to external memory queues
X
VP=5|VC=20|CID=13
VP=27|VC=3|CID=212
UTOPIA
PHY4
UTOPIA
PHY7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com