| Electronic Components Datasheet Search |
|
TMS320C6421 Datasheet(PDF) 10 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320C6421 Datasheet(HTML) 10 Page - Texas Instruments |
|
10 / 223 page ![]() www.ti.com TMS320C6421 Fixed-Point Digital Signal Processor SPRS346C – JANUARY 2007 – REVISED NOVEMBER 2007 SEE ADDITIONS/MODIFICATIONS/DELETIONS Section 6.15.3 Section 6.15.3.2, EMAC RMII Electrical Data/Timing: Table 6-61, Updated/Changed title from "Timing Requirements for RMREFCLK - MII Operation" to "Timing Requirements for RMREFCLK - RMII Operation" Table 6-61, Timing Requirements for RMREFCLK - RMII Operation Updated/Changed tc(RMREFCLK) MIN value from "TBD" to "20 ns" Updated/Changed tt(RMREFCLK) MAX value from "TBD" to "2 ns" Table 6-62, Timing Requirements for EMAC RMII Receive 10/100 Mbit/s: Updated/Changed tsu(RMRXD-REFCLKH) MIN value from "TBD" to "4 ns" Updated/Changed th(REFCLKH-RMRXD) MIN value from "TBD" to "2 ns" Table 6-63, Switching Characteristics Over Recommended Operating Conditions for EMAC RMII Transmit 10/100 Mbit/s: Updated/Changed td(REFCLKH-MTXD) MIN value from "TBD" to "2.2 ns" Updated/Changed td(REFCLKH-MTXD) MAX value from "TBD" to "15.5 ns" Section 6.19.2 Table 6-79, Switching Characteristics Over Recommended Operating Conditions for Transmit Data for the VLYNQ Module: Updated/Changed td(VCLKH-TXDV) MAX value from "8.5 ns" to "12 ns" Table 6-80, Timing Requirements for Receive Data for the VLYNQ Module: Updated/Changed th(VCLKH-RXDV) MIN value from "2 ns" to "3ns" Table 6-81, RTM RX Data Flop Hold/Setup Timing Constraints: Added "Typical Values" to title Updated/Changed HOLD (Y) and SETUP (X) values as follows: RX Data Flop 0: HOLD (Y) from "0.6" to "1.3"; SETUP (X) from "2.5" to "0.9" RX Data Flop 1:SETUP (X) from "2.25" to "0.7" RX Data Flop 2: HOLD (Y) from "1.9" to "1.5"; SETUP (X) from "2" to "-0.4" RX Data Flop 3: HOLD (Y) from "2" to "1.6"; SETUP (X) from "1.75" to "-0.6" RX Data Flop 4: HOLD (Y) from "2.5" to "1.8"; SETUP (X) from "1.5" to "-0.8" RX Data Flop 5: HOLD (Y) from "3" to "2.0"; SETUP (X) from "1.25" to "-1.0" RX Data Flop 6: HOLD (Y) from "3.5" to "2.2"; SETUP (X) from "1" to "-1.1" RX Data Flop 7: HOLD (Y) from "4" to "2.4"; SETUP (X) from "0.75" to "-1.2" Section 6.21.1 Table 6-86, JTAG ID (JTAGID) Register Selection Bit Descriptions: Updated/Changed VARIANT field DESCRIPTION Revision History 10 Submit Documentation Feedback |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |