Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

FS32K142HAT0MLHT Datasheet(PDF) 33 Page - NXP Semiconductors

Part # FS32K142HAT0MLHT
Description  S32K1xx Data Sheet
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

FS32K142HAT0MLHT Datasheet(HTML) 33 Page - NXP Semiconductors

Back Button FS32K142HAT0MLHT Datasheet HTML 29Page - NXP Semiconductors FS32K142HAT0MLHT Datasheet HTML 30Page - NXP Semiconductors FS32K142HAT0MLHT Datasheet HTML 31Page - NXP Semiconductors FS32K142HAT0MLHT Datasheet HTML 32Page - NXP Semiconductors FS32K142HAT0MLHT Datasheet HTML 33Page - NXP Semiconductors FS32K142HAT0MLHT Datasheet HTML 34Page - NXP Semiconductors FS32K142HAT0MLHT Datasheet HTML 35Page - NXP Semiconductors FS32K142HAT0MLHT Datasheet HTML 36Page - NXP Semiconductors FS32K142HAT0MLHT Datasheet HTML 37Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 84 page
background image
6.2.4 Low Power Oscillator (LPO) electrical specifications
Table 21. Low Power Oscillator (LPO) electrical specifications
Symbol
Parameter
Min.
Typ.
Max.
Unit
FLPO
Internal low power oscillator frequency
113
128
139
kHz
Tstartup
Startup Time
—
—
20
µs
6.2.5 SPLL electrical specifications
Table 22. SPLL electrical specifications
Symbol
Parameter
Min.
Typ.
Max.
Unit
FSPLL_REF1 PLL Reference Frequency Range
8
—
16
MHz
FSPLL_Input2 PLL Input Frequency
8
—
40
MHz
FVCO_CLK
VCO output frequency
180
—
320
MHz
FSPLL_CLK
PLL output frequency
90
—
160
MHz
JCYC_SPLL
PLL Period Jitter (RMS)3
at FVCO_CLK 180 MHz
—
120
—
ps
at FVCO_CLK 320 MHz
—
75
—
ps
JACC_SPLL
PLL accumulated jitter over 1µs (RMS)3
at FVCO_CLK 180 MHz
—
1350
—
ps
at FVCO_CLK 320 MHz
—
600
—
ps
DUNL
Lock exit frequency tolerance
± 4.47
—
± 5.97
%
TSPLL_LOCK Lock detector detection time4
—
—
150 × 10-6 +
1075(1/FSPLL_REF)
s
1. FSPLL_REF is PLL reference frequency range after the PREDIV. For PREDIV and MULT settings refer SCG_SPLLCFG
register of Reference Manual.
2. FSPLL_Input is PLL input frequency range before the PREDIV must be limited to the range 8 MHz to 40 MHz. This input
source could be derived from a crystal oscillator or some other external square wave clock source using OSC bypass
mode. For external clock source settings refer SCG_SOSCCFG register of Reference Manual.
3. This specification was obtained using a NXP developed PCB. PLL jitter is dependent on the noise characteristics of each
PCB and results will vary
4. Lock detector detection time is defined as the time between PLL enablement and clock availability for system use.
Memory and memory interfaces
6.3.1 Flash memory module (FTFC) electrical specifications
This section describes the electrical characteristics of the flash memory module.
6.3
Memory and memory interfaces
S32K1xx Data Sheet, Rev. 9, 09/2018
NXP Semiconductors
33



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com