| Electronic Components Datasheet Search |
|
FS32K142HAT0MLHT Datasheet(PDF) 59 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
FS32K142HAT0MLHT Datasheet(HTML) 59 Page - NXP Semiconductors |
|
59 / 84 page ![]() S1 S2 S2 S3 S4 S4 S11 S9 S7 S5 S6 S7 S8 S12 S10 S8 SAI_MCLK (output) SAI_BCLK (output) SAI_FS (output) SAI_FS (input) SAI_TXD SAI_RXD Figure 22. SAI Timing — Master modes Table 34. Slave mode timing specifications Symbol Description Min. Max. Unit — Operating voltage 2.97 3.6 V S13 SAI_BCLK cycle time (input) 80 — ns S141 SAI_BCLK pulse width high/low (input) 45% 55% BCLK period S15 SAI_RXD input setup before SAI_BCLK 8 — ns S16 SAI_RXD input hold after SAI_BCLK 2 — ns S17 SAI_BCLK to SAI_TXD output valid — 28 ns S18 SAI_BCLK to SAI_TXD output invalid 0 — ns S19 SAI_FS input setup before SAI_BCLK 8 — ns S20 SAI_FS input hold after SAI_BCLK 2 — ns S21 SAI_BCLK to SAI_FS output valid — 28 ns S22 SAI_BCLK to SAI_FS output invalid 0 — ns 1. The slave mode parameters (S15 - S22) assume 50% duty cycle on SAI_BCLK input. Any change in SAI_BCLK duty cycle input must be taken care during the board design or by the master timing. Communication modules S32K1xx Data Sheet, Rev. 9, 09/2018 NXP Semiconductors 59 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |