| Electronic Components Datasheet Search |
|
LM3450MT/NOPB Datasheet(PDF) 17 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LM3450MT/NOPB Datasheet(HTML) 17 Page - Texas Instruments |
|
17 / 42 page ![]() DELAY DELAY (a) (b) (c) LM3450 www.ti.com SNVS681D – NOVEMBER 2010 – REVISED MAY 2013 LOW POWER SHUTDOWN The LM3450/50A can be placed into a low power shutdown by grounding the VADJ pin (any voltage below 75mV). During low power shutdown, the device will turn on the GATE for one cycle followed by a fixed off-time of 42µs and the cycle repeats. During shutdown, the DIM output will be high (zero light output) since the buffer rail at FLT1 will be at or near zero. This feature is designed to hold up the PFC output voltage while removing the load (turning the LEDs off). THERMAL SHUTDOWN Internal thermal shutdown circuitry is provided to protect the IC in the event that the maximum junction temperature is exceeded. The threshold for thermal shutdown is 160°C with a 20°C hysteresis. During thermal shutdown GATE is disabled. Figure 24. Phase Dimming Waveforms Copyright © 2010–2013, Texas Instruments Incorporated Submit Documentation Feedback 17 Product Folder Links: LM3450 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |