Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STM32L4S5AI Datasheet(PDF) 224 Page - STMicroelectronics

Part # STM32L4S5AI
Description  Ultra-low-power Arm® Cortex®-M4 32-bit MCUFPU, 150DMIPS, up to 2MB Flash, 640KB SRAM, LCD-TFT & MIPI DSI, AESHASH
PDF  275 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32L4S5AI Datasheet(HTML) 224 Page - STMicroelectronics

Back Button STM32L4S5AI Datasheet HTML 220Page - STMicroelectronics STM32L4S5AI Datasheet HTML 221Page - STMicroelectronics STM32L4S5AI Datasheet HTML 222Page - STMicroelectronics STM32L4S5AI Datasheet HTML 223Page - STMicroelectronics STM32L4S5AI Datasheet HTML 224Page - STMicroelectronics STM32L4S5AI Datasheet HTML 225Page - STMicroelectronics STM32L4S5AI Datasheet HTML 226Page - STMicroelectronics STM32L4S5AI Datasheet HTML 227Page - STMicroelectronics STM32L4S5AI Datasheet HTML 228Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 224 / 275 page
background image
Electrical characteristics
STM32L4S5xx, STM32L4S7xx and STM32L4S9xx
224/275
DocID030322 Rev 2
CAN (controller area network) interface
Refer to Section 6.3.17: I/O port characteristics for more details on the input/output alternate
function characteristics (CAN_TX and CAN_RX).
6.3.31
FSMC characteristics
Unless otherwise specified, the parameters given in Table 97 to Table 110 for the FMC
interface are derived from tests performed under the ambient temperature, fHCLK frequency
and VDD supply voltage conditions summarized in Table 22, with the following configuration:
•
Output speed is set to OSPEEDRy[1:0] = 11
•
Capacitive load C = 30 pF
•
Measurement points are done at CMOS levels: 0.5 x VDD
Refer to Section 6.3.17: I/O port characteristics for more details on the input/output
characteristics.
Asynchronous waveforms and timings
Figure 44 through Figure 47 represent asynchronous waveforms and Table 97 through
Table 104 provide the corresponding timings. The results shown in these tables are
obtained with the following FMC configuration:
•
AddressSetupTime = 0x1
•
AddressHoldTime = 0x1
•
DataHoldTime = 0x1
•
ByteLaneSetup = 0x1
•
DataSetupTime = 0x1 (except for asynchronous NWAIT mode, DataSetupTime = 0x5)
•
BusTurnAroundDuration = 0x0
In all timing tables, the THCLK is the HCLK clock period.
VLGC
Logic threshold
-
0.8
-
2.0
V
VDAT_REF
Data detect voltage
-
0.25
-
0.4
V
VDP_SRC
D+ source voltage
-
0.5
-
0.7
V
VDM_SRC
D- source voltage
-
0.5
-
0.7
V
IDP_SINK
D+ sink current
-
25
-
175
μA
IDM_SINK
D- sink current
-
25
-
175
μA
1. Guaranteed by design
Table 96. USB BCD DC electrical characteristics(1) (continued)
Driver characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com