OPA564

www.ti.com

SBOS372E

– OCTOBER 2008 – REVISED JANUARY 2011

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (November, 2010) to Revision E

Page

•

Changed RCL to RSET throughout document ......................................................................................................................... 1

•

Updated Absolute Maximum Ratings table, signal input terminals specifications; added new footnote .............................. 2

•

Deleted current through back-to-back input protection diodes specification; added maximum differential voltage

across inputs specification .................................................................................................................................................... 2

•

Changed footnote (4) in Absolute Maximum Ratings table .................................................................................................. 2

•

Revised conditions for Electrical Characteristics table ......................................................................................................... 3

•

Revised conditions for Electrical Characteristics table ......................................................................................................... 4

•

Updated current limit equation .............................................................................................................................................. 4

•

Changed ideality factor value for TSENSE parameter ............................................................................................................. 4

•

Changed footnote (5) in Electrical Characteristics table ....................................................................................................... 4

•

Revised conditions for Electrical Characteristics table ......................................................................................................... 5

•

Deleted condition statement for IQ and IQSD parameters in Electrical Characteristics table ................................................. 5

•

Updated minimum value for VDIG parameter in Electrical Characteristics table ................................................................... 5

•

Changed description of VDIG pin operation ........................................................................................................................... 6

•

Updated condition statement for Typical Characteristics ..................................................................................................... 8

•

Corrected y-axis values in Figure 1 ...................................................................................................................................... 8

•

Revised Setting the Current Limit section to update maximum value for RSET .................................................................. 15

•

Revised ENABLE/SHUTDOWN Pin section ....................................................................................................................... 16

•

Added Input Protection section ........................................................................................................................................... 16

•

Added Figure 39 ................................................................................................................................................................. 17

•

Added Figure 41 ................................................................................................................................................................. 19

•

Changed Figure 43 ............................................................................................................................................................. 20

•

Changed ideality factor value ............................................................................................................................................. 21

•

Changed Figure 52 ............................................................................................................................................................. 25

•

Corrected signal indicators shown in Figure 53 .................................................................................................................. 26

•

Updated footnote (1) to Figure 54 ...................................................................................................................................... 26

•

Changed footnote (2) to Figure 54 ..................................................................................................................................... 26

•

Changed footnote (2) to Figure 55 ..................................................................................................................................... 27

•

Updated footnote (3) to Figure 55 ...................................................................................................................................... 27

•

Revised Figure 58 ............................................................................................................................................................... 28

Changes from Revision C (November, 2009) to Revision D

Page

•

Deleted references to HTSSOP-20 (PWP) package throughout document; this package version will not be

manufactured ........................................................................................................................................................................ 1

•

Removed HTSSOP-20 (PWP) package option and footnote (2) from Package/Ordering Information table ....................... 2

•

Deleted HTSSOP-20 PWP package thermal resistance information in Electrical Characteristics table .............................. 5

© 2008–2011, Texas Instruments Incorporated

Submit Documentation Feedback

29

Product Folder Link(s): OPA564