Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SN74AUP2G79YFPR Datasheet(PDF) 2 Page - Texas Instruments

Part # SN74AUP2G79YFPR
Description  LOW-POWER DUAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

SN74AUP2G79YFPR Datasheet(HTML) 2 Page - Texas Instruments

  SN74AUP2G79YFPR Datasheet HTML 1Page - Texas Instruments SN74AUP2G79YFPR Datasheet HTML 2Page - Texas Instruments SN74AUP2G79YFPR Datasheet HTML 3Page - Texas Instruments SN74AUP2G79YFPR Datasheet HTML 4Page - Texas Instruments SN74AUP2G79YFPR Datasheet HTML 5Page - Texas Instruments SN74AUP2G79YFPR Datasheet HTML 6Page - Texas Instruments SN74AUP2G79YFPR Datasheet HTML 7Page - Texas Instruments SN74AUP2G79YFPR Datasheet HTML 8Page - Texas Instruments SN74AUP2G79YFPR Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 25 page
background image
C
C
TG
C
C
TG
C
C
C
C
C
CLK
D
Q
C
TG
TG
SN74AUP2G79
SCES755C – DECEMBER 2009 – REVISED JULY 2012
www.ti.com
When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on the
positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the
rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting
the levels at the outputs.
NanoStar™ package technology is a major breakthrough in IC packaging concepts, using the die as the
package.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
ORDERING INFORMATION(1)
TA
PACKAGE(2)
ORDERABLE PART NUMBER
TOP-SIDE MARKING(3)
NanoStar™ – WCSP (DSBGA)
Reel of 3000
SN74AUP2G79YFPR
_ _ H W _
0.23-mm Large Bump – YFP (Pb-free)
uQFN – DQE
Reel of 5000
SN74AUP2G79DQER
PT
–40°C to 85°C
QFN – RSE
Reel of 5000
SN74AUP2G79RSER
PT
SSOP – DCU
Reel of 3000
SN74AUP2G79DCUR
H79_
(1)
For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com.
(2)
Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
(3)
DCU: The actual top-side marking has one additional character that designates the wafer fab/assembly site.
YFP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following
character to designate wafer fab/assembly site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).
FUNCTION TABLE
INPUTS
OUTPUT
CLK
D
Q
↑
H
H
↑
L
L
L
X
Q0
H
X
Q0
LOGIC DIAGRAM, EACH FLIP-FLOP (POSITIVE LOGIC)
Pin numbers shown are for the DCU and DQE packages.
2
Submit Documentation Feedback
Copyright © 2009–2012, Texas Instruments Incorporated
Product Folder Link(s): SN74AUP2G79



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com