| Electronic Components Datasheet Search |
|
ADF5611BCCZ Datasheet(PDF) 22 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADF5611BCCZ Datasheet(HTML) 22 Page - Analog Devices |
|
22 / 48 page ![]() Data Sheet ADF5611 THEORY OF OPERATION analog.com Rev. 0 | 22 of 48 the desired PFD cycles on the LD_COUNT bits (Register 0x029, Bits[4:0]). Five loop filter time constants can be used as an initial approximation of the needed number of PFD cycles, as shown in the following equation: PFD Cycles = 52 × π × LFBW ×fPFD where: LFBW is the loop filter bandwidth fPFD is the PFD frequency Table 9. LD_COUNT Programming LD_COUNT[4:0] PFD Cycles 0 27 1 35 2 51 3 67 4 99 5 131 6 195 7 259 8 387 9 515 10 771 11 1027 12 1539 13 2051 14 3075 15 4099 16 6147 17 8195 18 12291 19 16387 20 24579 21 32771 Figure 52. Lock Detector Timing, Bleed Current Disabled Table 10. Lock Detector Timing, Bleed Current Disabled Region Absolute Phase Difference at PFD Lock Detector State 1 >tLDWIN Low 2 <tLDWIN Low, counts PFD cycles 3 ~0 Low, counts PFD cycles Table 10. Lock Detector Timing, Bleed Current Disabled (Continued) Region Absolute Phase Difference at PFD Lock Detector State 4 ~0 High, greater than or equal to the desired PFD cycle count 5 <tLDWIN High 6 >tLDWIN Low (immediately) When the charge pump bleed current is enabled, a phase offset is applied to the PFD inputs. This phase offset, tIDEL, is proportional to the amount of bleed current. Region 3 and Region 4 in Figure 52 and Figure 53 highlight the PFD phase difference the PLL settles to when the charge pump bleed current is disabled or enabled, respectively. Figure 53. Lock Detector Timing, Bleed Current Enabled For proper operation of the lock detector, the absolute value of tIDEL must be less than tLDWIN. The user sets the phase difference lock window time (tLDWIN) for a valid lock condition on the LDWIN_PW bits (Register 0x029, Bits[7:5]). Configure the LDWIN_PW bits to 1 for integer mode and to 3 for fractional mode. All other bit field combinations are not applicable. Table 11. LDWIN_PW Programming LDWIN_PW [7:5] Mode of Operation 001 Integer mode, 100MHz maximum PFD 011 Fractional mode, 100MHz maximum PFD, RF ≥ 3.65GHz |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |