Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

DAC38RF80IAAV Datasheet(PDF) 8 Page - Texas Instruments

Part # DAC38RF80IAAV
Description  DAC38RFxx Dual- or Single-Channel, Single-Ended or Differential Output, 14-Bit, 9-GSPS, RF-Sampling DAC With JESD204B Interface and On-Chip PLL
PDF  160 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

DAC38RF80IAAV Datasheet(HTML) 8 Page - Texas Instruments

Back Button DAC38RF80IAAV Datasheet HTML 4Page - Texas Instruments DAC38RF80IAAV Datasheet HTML 5Page - Texas Instruments DAC38RF80IAAV Datasheet HTML 6Page - Texas Instruments DAC38RF80IAAV Datasheet HTML 7Page - Texas Instruments DAC38RF80IAAV Datasheet HTML 8Page - Texas Instruments DAC38RF80IAAV Datasheet HTML 9Page - Texas Instruments DAC38RF80IAAV Datasheet HTML 10Page - Texas Instruments DAC38RF80IAAV Datasheet HTML 11Page - Texas Instruments DAC38RF80IAAV Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 160 page
background image
Pin Functions - DAC38RF80, DAC38RF90, DAC38RF84 (continued)
PIN
I/O
DESCRIPTION
NAME
NO.
ATEST
C8
O
Analog test pin for DAC, references and PLL. Can be left floating.
CLKTX+
A7
O
Divided output clock, internal 100 Ω differential termination, self-biased, positive terminal.
CLKTX-
A6
O
Divided output clock, internal 100 Ω differential termination, self-biased, negative terminal.
DACCLK+
A10
I
Device clock, internal 100 Ω differential termination, self-biased, positive terminal.
DACCLK-
A9
I
Device clock, internal 100 Ω differential termination, self-biased, negative terminal.
DACCLKSE
A12
I
Single ended device clock optional input. Can be left floating if not used. internal 50 Ω termination
DGND
A2, B2, C2, D2, D6, E2,
E7, F2, F6, G2, G7, H6,
J7, K2, L2, L3, L4, L5,
M6
-
Digital ground.
EXTIO
C10
Requires a 0.1 μF decoupling capacitor to AGND.
GPI0
L6
Factory use only. User should GND.
GPI1
M7
Factory use only. User should GND.
GPO0
L7
Used for CMOS SYNC0\ signal.
GPIO1
K7
Used for CMOS SYNC1\ signal.
IFORCE
D3
Test pin for on chip parametrics. Can be left floating.
RBIAS
C9
I/O
Full-scale output current bias. Change the full-scale output current through DACFS in register DACFS
(8.5.72). Expected to be 3.6 kΩ to GND for 40 mA full scale output.
RESET
K9
I
Active low input for chip RESET, which resets all the programming registers to their default state. Internal
pull-up.
RX0+
J1
I
CML SerDes interface lane 0 input, positive
RX0-
K1
I
CML SerDes interface lane 0 input, negative
RX1+
M1
I
CML SerDes interface lane 1 input, positive
RX1-
L1
I
CML SerDes interface lane 1 input, negative
RX2+
M2
I
CML SerDes interface lane 2 input, positive
RX2-
M3
I
CML SerDes interface lane 2 input, negative
RX3+
M5
I
CML SerDes interface lane 3 input, positive
RX3-
M4
I
CML SerDes interface lane 3 input, negative
RX4+
H1
I
CML SerDes interface lane 4 input, positive
RX4-
G1
I
CML SerDes interface lane 4 input, negative
RX5+
E1
I
CML SerDes interface lane 5 input, positive
RX5-
F1
I
CML SerDes interface lane 5 input, negative
RX6+
D1
I
CML SerDes interface lane 6 input, positive
RX6-
C1
I
CML SerDes interface lane 6 input, negative
RX7+
A1
I
CML SerDes interface lane 7 input, positive
RX7-
B1
I
CML SerDes interface lane 7 input, negative
SCLK
L9
I
Serial interface clock. Internal pull-down.
SDEN
M8
I
Active low serial data enable, always an input to the DAC38RFxx. Internal pull-up.
SDIO
M10
I/O
Serial interface data. Bi-directional in 3-pin mode (default) and uni-directional input 4-pin mode. Internal
pull-down.
SDO
M9
O
Uni-directional serial interface data output in 4-pin mode. The SDO pin is tri-stated in 3-pin interface mode
(default).
SLEEP
L8
I
Active high asynchronous hardware power-down input. Internal pull-down.
SYNC0+
C4
O
Synchronization request to transmitter for JESD204B link 0, LVDS positive output.
SYNC0-
C3
O
Synchronization request to transmitter for JESD204B link 0, LVDS negative output.
SYNC1+
C7
O
Synchronization request to transmitter for JESD204B link 1, LVDS positive output.
SYNC1-
C6
O
Synchronization request to transmitter for JESD204B link 1, LVDS negative output.
SYSREF+
A3
I
LVPECL SYSREF positive input, internal 100 Ω differential termination, self biased. This positive/negative
pair is captured with the rising edge of DACCLKP/N. It is used for multiple DAC synchronization.
SYSREF-
A4
I
LVPECL SYSREF negative input, internal 100 Ω differential termination, self biased. (See the SYSREF+
description)
TCLK
K4
I
JTAG test clock. Internal pull-down
DAC38RF80, DAC38RF83, DAC38RF84
DAC38RF85, DAC38RF90, DAC38RF93
SLASEA3D – DECEMBER 2016 – REVISED DECEMBER 2023
www.ti.com
8
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: DAC38RF80 DAC38RF83 DAC38RF84 DAC38RF85 DAC38RF90 DAC38RF93



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com