Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AM2431BSDGHIALVR. Datasheet(PDF) 164 Page - Texas Instruments

Part # AM2431BSDGHIALVR.
Description  AM243x Sitara™ Microcontrollers
PDF  282 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

AM2431BSDGHIALVR. Datasheet(HTML) 164 Page - Texas Instruments

Back Button AM2431BSDGHIALVR. Datasheet HTML 160Page - Texas Instruments AM2431BSDGHIALVR. Datasheet HTML 161Page - Texas Instruments AM2431BSDGHIALVR. Datasheet HTML 162Page - Texas Instruments AM2431BSDGHIALVR. Datasheet HTML 163Page - Texas Instruments AM2431BSDGHIALVR. Datasheet HTML 164Page - Texas Instruments AM2431BSDGHIALVR. Datasheet HTML 165Page - Texas Instruments AM2431BSDGHIALVR. Datasheet HTML 166Page - Texas Instruments AM2431BSDGHIALVR. Datasheet HTML 167Page - Texas Instruments AM2431BSDGHIALVR. Datasheet HTML 168Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 164 / 282 page
background image
–
H = 0.5 × OEExtraDelay × GPMC0_FCLK(14) if (ClkActivationTime and OEOffTime are odd) or (ClkActivationTime and
OEOffTime are even)
–
H = (1 + 0.5 × OEExtraDelay) × GPMC0_FCLK(14) otherwise
•
Case GPMCFCLKDIVIDER = 2:
–
H = 0.5 × OEExtraDelay × GPMC0_FCLK(14) if ((OEOffTime - ClkActivationTime) is a multiple of 3)
–
H = (1 + 0.5 × OEExtraDelay) × GPMC0_FCLK(14) if ((OEOffTime - ClkActivationTime - 1) is a multiple of 3)
–
H = (2 + 0.5 × OEExtraDelay) × GPMC0_FCLK(14) if ((OEOffTime - ClkActivationTime - 2) is a multiple of 3)
(9)
For WE falling edge (WE activated):
•
Case GPMCFCLKDIVIDER = 0:
–
I = 0.5 × WEExtraDelay × GPMC0_FCLK(14)
•
Case GPMCFCLKDIVIDER = 1:
–
I = 0.5 × WEExtraDelay × GPMC0_FCLK(14) if (ClkActivationTime and WEOnTime are odd) or (ClkActivationTime and
WEOnTime are even)
–
I = (1 + 0.5 × WEExtraDelay) × GPMC0_FCLK(14) otherwise
•
Case GPMCFCLKDIVIDER = 2:
–
I = 0.5 × WEExtraDelay × GPMC0_FCLK(14) if ((WEOnTime - ClkActivationTime) is a multiple of 3)
–
I = (1 + 0.5 × WEExtraDelay) × GPMC0_FCLK(14) if ((WEOnTime - ClkActivationTime - 1) is a multiple of 3)
–
I = (2 + 0.5 × WEExtraDelay) × GPMC0_FCLK(14) if ((WEOnTime - ClkActivationTime - 2) is a multiple of 3)
For WE rising edge (WE deactivated):
•
Case GPMCFCLKDIVIDER = 0:
–
I = 0.5 × WEExtraDelay × GPMC0_FCLK (14)
•
Case GPMCFCLKDIVIDER = 1:
–
I = 0.5 × WEExtraDelay × GPMC0_FCLK(14) if (ClkActivationTime and WEOffTime are odd) or (ClkActivationTime and
WEOffTime are even)
–
I = (1 + 0.5 × WEExtraDelay) × GPMC0_FCLK(14) otherwise
•
Case GPMCFCLKDIVIDER = 2:
–
I = 0.5 × WEExtraDelay × GPMC0_FCLK(14) if ((WEOffTime - ClkActivationTime) is a multiple of 3)
–
I = (1 + 0.5 × WEExtraDelay) × GPMC0_FCLK(14) if ((WEOffTime - ClkActivationTime - 1) is a multiple of 3)
–
I = (2 + 0.5 × WEExtraDelay) × GPMC0_FCLK(14) if ((WEOffTime - ClkActivationTime - 2) is a multiple of 3)
(10) Case GPMC0_CLK in div_by_1_mode(17), first transfer only: Data and byte enables transition on rise edge of GPMC0_CLK
•
Non-multiplexed mode: data transition at start of cycle
•
Multiplexed mode: data transition at WRDATAONADMUXBUS × (TimeParaGranularity + 1) × GPMC0_FCLK(14)
(11) Case GPMC0_CLK in div_by_1_mode(17), all data and byte enables after initial transfer: Data and byte enables transition on fall edge
of GPMC0_CLK (Half cycle of GPMC0_CLK)
(12) Case GPMC0_CLK in not_div_by_1_mode(17) (GPMC0_CLK divided down from GPMC0_FCLK): All data and byte enables
transition on fall edge of GPMC0_CLK (Half cycle of GPMC0_CLK). ClkActivationTime, GPMCFCLKDIVIDER, RDACCESSTIME/
WRACCESSTIME, and PAGEBURSTACCESSTIME configuration must be configured to enforce data and byte enables transition on
falling edge of GPMC0_CLK (to be latched on rise edge of GPMC0_CLK)
(13) In GPMC0_CSn[i], i is equal to 0, 1, 2 or 3.
(14) P = GPMC0_CLK period in ns
(15) For read: K = (ADVRdOffTime - ADVOnTime) × (TimeParaGranularity + 1) × GPMC0_FCLK(14)
For write: K = (ADVWrOffTime - ADVOnTime) × (TimeParaGranularity + 1) × GPMC0_FCLK(14)
(16) Related to the GPMC0_CLK output clock maximum and minimum frequencies programmable in the GPMC module by setting the
GPMC0_CONFIG1_i configuration register bit field GPMCFCLKDIVIDER.
(17) For div_by_1_mode:
•
GPMC_CONFIG1_i Register: GPMCFCLKDIVIDER = 0h:
–
GPMC0_CLK frequency = GPMC0_FCLK frequency
For not_div_by_1_mode:
•
GPMC_CONFIG1_i Register: GPMCFCLKDIVIDER = 1h to 3h:
–
GPMC0_CLK frequency = GPMC0_FCLK frequency / (2 to 4)
AM2434, AM2432, AM2431
SPRSP65J – APRIL 2021 – REVISED JUNE 2026
www.ti.com
164
Submit Document Feedback
Copyright © 2026 Texas Instruments Incorporated
Product Folder Links: AM2434 AM2432 AM2431



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com