AM2431BSDGHIALVR. datasheet(161/282 Pages) TI2

161 / 282 page

(4)

For div_by_1_mode:

•

GPMC_CONFIG1_i Register: GPMCFCLKDIVIDER = 0h:

–

GPMC0_CLK frequency = GPMC0_FCLK frequency

For not_div_by_1_mode:

•

GPMC_CONFIG1_i Register: GPMCFCLKDIVIDER = 1h to 3h:

–

GPMC0_CLK frequency = GPMC0_FCLK frequency / (2 to 4)

Table 6-59. GPMC and NOR Flash Switching Characteristics – Synchronous Mode

see Figure 6-39, Figure 6-40, Figure 6-41, Figure 6-42, and Figure 6-43

NO.

PARAMETER

DESCRIPTION

MIN

MAX

UNIT

tc(clk)

Cycle time, GPMC0_CLK(16)

7.52(1)

tw(clkH)

Typical pulse duration, GPMC0_CLK high

0.475P(14) -

0.3

tw(clkL)

Typical pulse duration, GPMC0_CLK low

0.475P(14) -

0.3

td(clkH-csn[i]V)

Delay time, GPMC0_CLK rising edge to GPMC0_CSn[i](13)

transition

F(6) - 2.2

F(6) + 1.31

td(clkH-csn[i]IV)

Delay time, GPMC0_CLK rising edge to GPMC0_CSn[i](13)

invalid

D(5) - 2.2

D(5) + 1.31

td(aV-clk)

Delay time, GPMC0_A[27:1] valid to GPMC0_CLK first edge

B(3) - 2.3

B(3) + 4.5

td(clkH-aIV)

Delay time, GPMC0_CLK rising edge to GPMC0_A[27:1]

invalid

-2.3

4.5

td(be[x]nV-clk)

Delay time, GPMC0_BE0n_CLE, GPMC0_BE1n,

GPMC0_BE2n, GPMC0_BE3n valid to GPMC0_CLK first edge

B(3) - 2.3

B(3) + 1.9

td(clkH-be[x]nIV)

Delay time, GPMC0_CLK rising edge to GPMC0_BE0n_CLE,

GPMC0_BE1n, GPMC0_BE2n, GPMC0_BE3n invalid

D(5) - 2.3

D(5) + 1.9

td(clkH-advn)

Delay time, GPMC0_CLK rising edge to GPMC0_ADVn_ALE

transition

G(7) - 2.3

G(7) + 4.5

td(clkH-advnIV)

Delay time, GPMC0_CLK rising edge to GPMC0_ADVn_ALE

invalid

D(5) - 2.3

D(5) + 4.5

F10

td(clkH-oen)

Delay time, GPMC0_CLK rising edge to GPMC0_OEn_REn

transition

H(8) - 2.3

H(8) + 3.5

F11

td(clkH-oenIV)

Delay time, GPMC0_CLK rising edge to GPMC0_OEn_REn

invalid

D(5) - 2.3

D(5) + 3.5

F14

td(clkH-wen)

Delay time, GPMC0_CLK rising edge to GPMC0_WEn

transition

I(9) - 2.3

I(9) + 4.5

F15

td(clkH-do)

Delay time, GPMC0_CLK rising edge to GPMC0_AD[n:0](1)

transition(10)

-2.3

2.7

F15

td(clkL-do)

Delay time, GPMC0_CLK falling edge to GPMC0_AD[n:0](1)

transition(11)

-2.3

2.7

F15

td(clkL-do)

Delay time, GPMC0_CLK falling edge to GPMC0_AD[n:0](1)

transition(12)

-2.3

2.7

F17

td(clkH-be[x]n)

Delay time, GPMC0_CLK rising edge to GPMC0_BE0n_CLE,

GPMC0_BE1n, GPMC0_BE2n, GPMC0_BE3n transition(10)

-2.3

1.9

F17

td(clkL-be[x]n)

Delay time, GPMC0_CLK falling edge to GPMC0_BE0n_CLE,

GPMC0_BE1n, GPMC0_BE2n, GPMC0_BE3n transition(11)

-2.3

1.9

F17

td(clkL-be[x]n)

Delay time, GPMC0_CLK falling edge to GPMC0_BE0n_CLE,

GPMC0_BE1n, GPMC0_BE2n, GPMC0_BE3n transition(12)

-2.3

1.9

F18

tw(csnV)

Pulse duration, GPMC0_CSn[i](13) low

A(2)

F19

tw(be[x]nV)

Pulse duration, GPMC0_BE0n_CLE, GPMC0_BE1n,

GPMC0_BE2n, GPMC0_BE3n low

C(4)

www.ti.com

AM2434, AM2432, AM2431

SPRSP65J – APRIL 2021 – REVISED JUNE 2026

Submit Document Feedback

161

Product Folder Links: AM2434 AM2432 AM2431

AM2431BSDGHIALVR. Datasheet(PDF) 161 Page - Texas Instruments

AM2431BSDGHIALVR. Datasheet(HTML) 161 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL