100 k

Unused

Channel

100 k

V

CC

V

CC

100 k

Unused

Channel

100 k

Ax

Bx

Ax

Bx

Figure 7-2. Proper Termination of Unused Transceiver Channels

7.3.3 Standard CMOS Inputs

This device includes standard CMOS inputs. Standard CMOS inputs are high impedance and are typically

modeled as a resistor in parallel with the input capacitance given in the Electrical Characteristics. The worst

case resistance is calculated with the maximum input voltage, given in the Absolute Maximum Ratings, and the

maximum input leakage current, given in the Electrical Characteristics, using Ohm's law (R = V ÷ I).

Standard CMOS inputs require that input signals transition between valid logic states quickly, as defined by the

input transition time or rate in the Recommended Operating Conditions table. Failing to meet this specification

results in excessive power consumption and can cause oscillations. See more details in Implications of Slow or

Floating CMOS Inputs.

Do not leave standard CMOS inputs floating at any time during operation. Terminate unused inputs at VCC or

GND. If a system does not always drive an input, consider adding a pull-up or pull-down resistor to provide a

valid input voltage. The resistor value depends on multiple factors; a 10kΩ resistor, however, is recommended

and typically meets all requirements.

7.3.4 Clamp Diode Structure

Figure 7-3 shows the inputs and outputs to this device have negative clamping diodes only.

CAUTION

Voltages beyond the values specified in the Absolute Maximum Ratings table can cause damage

to the device. The input and output voltage ratings may be exceeded if the input and output clamp-

current ratings are observed.

Figure 7-3. Electrical Placement of Clamping Diodes for Each Input and Output

7.4 Device Functional Modes

Function Table lists the functional modes for SN74LVC1G08B-EP.

www.ti.com

SN74LVC1G08B-EP

SLVSLC4 – JUNE 2026

Copyright © 2026 Texas Instruments Incorporated

Submit Document Feedback

9

Product Folder Links: SN74LVC1G08B-EP