R5F564MFDDFB datasheet(69/162 Pages) RENESAS

69 / 162 page

R01DS0173EJ0120 Rev.1.20

Page 69 of 162

Oct 20, 2022

RX64M Group

2. Electrical Characteristics

Table 2.5

DC Characteristics (3)

Conditions: VCC = AVCC0 = AVCC1 = VREFH0 = VCC_USB = 2.7 to 3.6 V, 2.7

≤ VREFH0 ≤ AVCC0,

VCC_USBA = AVCC_USBA = 3.0 to 3.6 V,

VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = VSS1_USBA = VSS2_USBA = PVSS_USBA = AVSS_USBA = 0 V,

Ta = Topr

Item

Symbol

D-version

G-version

Unit

Test Conditions

Typ.

Max.

Typ.

Max.

Supply

current*1

Max.*2

ICC*3

—

110

—

120

ICLK = 120 MHz

PCLKA = 120 MHz

PCLKB = 60 MHz

PCLKC = 60 MHz

PCLKD = 60 MHz

FCLK = 60 MHz

BCLK = 120 MHz

BCLK pin = 60 MHz

Normal

Peripheral function clock

signal supplied*4

—

Peripheral function clock

signal stopped*4

—

CoreMark

Peripheral function clock

signal stopped*4

—

Sleep mode: The clock signal to peripheral

modules is supplied*4

All-module-clock-stop mode (reference

value)

Increased

by BGO

operation

Reading from the code flash

memory while the data flash

memory is being programmed

7—

Reading from the code flash

memory while the code flash

memory is being programmed

—

Low-speed operating mode 1: Supply of the

clock signal to peripheral modules is stopped*4

3.0

—

3.0

—

All clocks 1 MHz

Low-speed operating mode 2: Supply of the

clock signal to peripheral modules is stopped*4

1.2

—

1.2

—

All clocks 32.768 kHz

Software standby mode

0.7

Power supplied to standby RAM and USB

resume detecting unit (USBb only)

µA

Power not supplied

to standby RAM

and USB resume

detecting unit

(USBb only)

Power-on reset

circuit and low-

power consumption

function disabled*6

12.5

36.4

Power-on reset

circuit and low-

power consumption

function enabled*7

3.1

13.5

3.1

20.0

Increased by RTC

operation

When a crystal

resonator for low

clock loads is in use

0.6

—

0.6

—

When a crystal

resonator for

standard clock loads

is in use

2.0

—

2.0

—

RTC operating while

VCC is off (with the

battery backup function,

only the RTC and sub-

clock oscillator operate)

RCR3.RTCDV[2:0]

set to drive capacity

for standard CL

0.9

—

0.9

—

VBATT = 2.0 V,

VCC = 0 V

1.6

—

1.6

—

VBATT = 3.3 V,

VCC = 0 V

RCR3.RTCDV[2:0]

set to drive capacity

for low CL

1.7

—

1.7

—

VBATT = 2.0 V,

VCC = 0 V

3.3

—

3.3

—

VBATT = 3.3 V,

VCC = 0 V

R5F564MFDDFB Datasheet(PDF) 69 Page - Renesas Technology Corp

R5F564MFDDFB Datasheet(HTML) 69 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL