R5F564MFDDFB datasheet(76/162 Pages) RENESAS

76 / 162 page

R01DS0173EJ0120 Rev.1.20

Page 76 of 162

Oct 20, 2022

RX64M Group

2. Electrical Characteristics

2.3.2

Clock Timing

Figure 2.3

BCLK Pin and SDCLK Pin Output Timing

Table 2.13

BCLK Pin Output, SDCLK Pin Output Clock Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 ≤ VREFH0 ≤ AVCC0,

VCC_USBA = AVCC_USBA = 3.0 to 3.6 V,

VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = VSS1_USBA = VSS2_USBA = PVSS_USBA = AVSS_USBA = 0 V,

Ta = Topr

Item

Symbol

Min.

Typ.

Max.

Unit

Test

Conditions

BCLK pin output cycle time

Packages with 177 to

144 pins

tBcyc

16.6

—

Figure 2.3

Packages with 100

pins or less

33.2

—

BCLK pin output high pulse width

tCH

3.3

—

BCLK pin output low pulse width

tCL

3.3

—

BCLK pin output rising time

tCr

——

BCLK pin output falling time

tCf

——

SDCLK pin output cycle time

Packages with 177 to

144 pins

tSDcyc

16.6

—

SDCLK pin output high pulse width

tCH

3.3

—

SDCLK pin output low pulse width

tCL

3.3

—

SDCLK pin output rising time

tCr

——

SDCLK pin output falling time

tCf

——

tCf

tCH

tBcyc, tSDcyc

tCr

tCL

BCLK pin output, SDCLK pin output

Test conditions: VOH = 0.7 × VCC, VOL = 0.3 × VCC, C = 30 pF

R5F564MFDDFB Datasheet(PDF) 76 Page - Renesas Technology Corp

R5F564MFDDFB Datasheet(HTML) 76 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL