R5F564MFDDFB datasheet(141/162 Pages) RENESAS

141 / 162 page

R01DS0173EJ0120 Rev.1.20

Page 141 of 162

Oct 20, 2022

RX64M Group

2. Electrical Characteristics

2.8

Power-on Reset Circuit and Voltage Detection Circuit Characteristics

Note:

The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels VPOR, Vdet1,

and Vdet2 for the POR/ LVD.

Note 1. The low power consumption function is disabled and DEEPCUT[1:0] = 00b or 01b.

Note 2. The low power consumption function is enabled and DEEPCUT[1:0] = 11b.

Note 3. The voltage of VCC = AVCC0 = AVCC1 when LVD1 is enabled must be set to at least 80 mV above the maximum value of the

voltage detection 1 level (Vdet1_1, 2, 3) selected by the LVDLVLR.LVD1LVL[3:0] bits. Similarly, the voltage of VCC = AVCC0 =

AVCC1 when LVD2 is enabled must be set to at least 80 mV above the maximum value of the voltage detection 2 level (Vdet2_1,

2, 3) selected by the LVDLVLR.LVD2LVL[3:0] bits.

Table 2.53

Power-on Reset Circuit and Voltage Detection Circuit Characteristics

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 ≤ VREFH0 ≤ AVCC0,

VCC_USBA = AVCC_USBA = 3.0 to 3.6 V,

VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = VSS1_USBA = VSS2_USBA = PVSS_USBA = AVSS_USBA = 0 V,

Ta = Topr

Item

Symbol

Min.

Typ.

Max.

Unit

Test Conditions

Voltage detection

level

Power-on

reset (POR)

Low power consumption

function disabled*1

VPOR

2.5

2.6

2.7

Figure 2.90

Low power consumption

function enabled*2

2.02.352.7

Voltage detection circuit (LVD0)

Vdet0_1

2.84

2.94

3.04

Figure 2.91

Vdet0_2

2.77

2.87

2.97

Vdet0_3

2.70

2.80

2.90

Voltage detection circuit (LVD1)

Vdet1_1

2.89

2.99

3.09

Figure 2.92

Vdet1_2

2.82

2.92

3.02

Vdet1_3

2.75

2.85

2.95

Voltage detection circuit (LVD2)

Vdet2_1

2.89

2.99

3.09

Figure 2.93

Vdet2_2

2.82

2.92

3.02

Vdet2_3

2.75

2.85

2.95

Internal reset time

Power-on reset time

tPOR

—

4.6

—

Figure 2.90

LVD0 reset time

tLVD0

—

0.70

—

Figure 2.91

LVD1 reset time

tLVD1

—

0.57

—

Figure 2.92

LVD2 reset time

tLVD2

—

0.57

—

Figure 2.93

Minimum VCC down time

tVOFF

200

—

µs

Figure 2.90,

Figure 2.91

Response delay time

tdet

—

200

µs

Figure 2.90 to

Figure 2.93

LVD operation stabilization time (after LVD is enabled)*3

Td(E-A)

—

µs

Figure 2.92,

Figure 2.93

Hysteresis width (LVD1 and LVD2)

V LVH

—80

—

R5F564MFDDFB Datasheet(PDF) 141 Page - Renesas Technology Corp

R5F564MFDDFB Datasheet(HTML) 141 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL