Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

RZ/G2H Datasheet(PDF) 117 Page - Renesas Technology Corp

Part # RZ/G2H
Description  RZ/G Series, 2nd Generation
PDF  169 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RZ/G2H Datasheet(HTML) 117 Page - Renesas Technology Corp

Back Button RZ/G2H Datasheet HTML 113Page - Renesas Technology Corp RZ/G2H Datasheet HTML 114Page - Renesas Technology Corp RZ/G2H Datasheet HTML 115Page - Renesas Technology Corp RZ/G2H Datasheet HTML 116Page - Renesas Technology Corp RZ/G2H Datasheet HTML 117Page - Renesas Technology Corp RZ/G2H Datasheet HTML 118Page - Renesas Technology Corp RZ/G2H Datasheet HTML 119Page - Renesas Technology Corp RZ/G2H Datasheet HTML 120Page - Renesas Technology Corp RZ/G2H Datasheet HTML 121Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 117 / 169 page
background image
RZ/G Series, 2nd Generation Datasheet
Section 3. Electrical Characteristics
R01DS0483EJ0101 Rev.1.01
Page 117 of 169
Jun 30, 2025
3.23 MSIOF
Table 3.23.1 MSIOF Module Signal Timing
Conditions: VDDQ33 = 3.3 V ± 0.2 V [RZ/G2H, RZ/G2M V1.3,RZ/G2M V3.0, RZ/G2N],
VDDQ33 = 3.3 V ± 0.3 V [RZ/G2E],
GND = VSS = 0 V, Tc = −40 to +115 °C [RZ/G2H, RZ/G2M V1.3],
Ta = -40 to +85 °C [RZ/G2M V3.0, RZ/G2N, RZ/G2E],
Tj = -40 to +115 °C [RZ/G2M V3.0, RZ/G2N, RZ/G2E], CL = 30 pF
Item
Symbol
Min.
Max.
Unit
Figures
MSIOF_SCK clock cycle time
(when master TX or slave RX)
tMSCYC
4 × tpcyc*
—
ns
Figure 3.23.1,
to
Figure 3.23.4
MSIOF_SCK clock cycle time
(when master RX or slave TX)
tMSCYC
8 × tpcyc*
—
ns
MSIOF_SCK output clock high-level width
tMSWHO
0.4 × tMSCYC
—
ns
MSIOF_SCK output clock low-level width
tMSWLO
0.4 × tMSCYC
—
ns
MSIOF_SCK input high-level width
tMSWHI
0.4 × tMSCYC
—
ns
MSIOF_SCK input low-level width
tMSWLI
0.4 × tMSCYC
—
ns
MSIOF_SYNC input setup time in slave mode
tTSFSS
6
—
ns
MSIOF_SYNC input hold time in slave mode
tTSFSH
2
—
ns
MSIOF_TXD output delay time1 in slave mode
tTSDD1
1
20
ns
MSIOF_TXD output delay time2 in slave mode
tTSDD2
1
16
ns
MSIOF_RXD input setup time in slave mode
tTSRDS
6
—
ns
MSIOF_RXD input hold time in slave mode
tTSRDH
5
—
ns
MSIOF_SYNC output delay time in master mode
tTMSFD
-2
8
ns
MSIOF_TXD output delay time in master mode
tTMDD
-2
8
ns
MSIOF_RXD input setup time in master mode
tTMRDS
10
—
ns
MSIOF_RXD input hold time in master mode
tTMRDH
2
—
ns
Note:
*
tpcyc is a cycle time of peripheral clock (MSOϕ).
RZ/G2H
RZ/G2M V1.3
RZ/G2N
RZ/G2E
RZ/G2M V3.0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com