Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

RZ/G2UL Datasheet(PDF) 38 Page - Renesas Technology Corp

Part # RZ/G2UL
Description  RZ 32 & 64-bit MPUs, RZ/G Series
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RZ/G2UL Datasheet(HTML) 38 Page - Renesas Technology Corp

Back Button RZ/G2UL Datasheet HTML 34Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 35Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 36Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 37Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 38Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 39Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 40Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 41Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 42Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 67 page
background image
RZ/G2UL Group
3. Electrical Characteristics
R01DS0486EJ0110 Rev.1.10
Page 38 of 67
Jun 16, 2025
3.5.6.1
Ethernet-IF (Ether MII)
Table 3.32
Ethernet-IF Access Timing (Ether MII)
Item
Symbol
Min.
Max.
Unit
Figures
Ether MII ETH_GTXTXC_TXC period
tTcyc
40
—
ns
Figure 3.19
ETH_TXCTL output delay
tTENd
0
25
ns
ETH_TXD3-0 output delay
tMTDd
0
25
ns
ETH_RXC period
tRcyc
40
—
ns
ETH_RXDV setup time
tRDVs
10
—
ns
ETH_RXDV hold time
tRDVh
10
—
ns
ETH_RXD3-0 setup time
tMRDs
10
—
ns
ETH_RXD3-0 hold time
tMRDh
10
—
ns
ETH_RXER setup time
tRERs
10
—
ns
ETH_RXER hold time
tRERh
10
—
ns
Note: I/O driving ability: 8 mA
CL = 8 pF
ETn_TXD[3:0]
ETn_TX_ERR
ETn_TX_CTL/TX_EN
ETn_TXC/TX_CLK
(external clock)
Preamble
SFD
Data
CRC
tTENd
tMTDd
ETn_RXD[3:0]
ETn_RX_CTL/RX_DV
ETn_RXC/RX_CLK
(external clock)
Preamble
SFD
Data
tRDVs
CRC
tMRDs
tRDVh
ETn_RX_ERR
tRERs
tMRDh
tRERh
Figure 3.19
MII Transmission Timing
Validated with IEEE802.3 regulation.
The propagation delay for each twisted pair, measured from the MII connector to the PHY, shall not exceed 2.5 ns.
The variation in the propagation delay of the twisted pairs in a given cable bundle, measured from the MII connector to
the PHY, shall not exceed 0.1 ns.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com