RZSLASHG2UL datasheet(18/67 Pages) RENESAS

18 / 67 page

RZ/G2UL Group

3. Electrical Characteristics

R01DS0486EJ0110 Rev.1.10

Page 18 of 67

Jun 16, 2025

3.3

Power-On/Power-Off Sequence

    

VDD (Core)

PLL1/23/4/5/6_DVDD11

DDR_VDDQ (DDR IO Power)

VDD18

ADC_AVDD18

CSI_VDD18

PVDD182533_0/1

OTP_VDD18

PLL1/23/4/5/6_AVDD18

SD0/1_PVDD (only 1.8 V using)

SPI_PVDD (1.8 V)

USB_VDD18

PVDD182533_0/1(2.5 V)

PVDD (GPIO 3.3 V)

SD0/1_PVDD (1.8 V/3.3 V switching*1

or only 3.3 V using)

SPI_PVDD (3.3 V)

PVDD182533_0/1 (3.3 V)

USB_VDD33

OSC Input

PRST#

1.1 V

3.3 V

1.2/1.35 V

1.8 V

2.5 V

clock

signal

100ms (Max)

After 1.1 V power-on or the same

clock need to be stable

100ms (Max)

1 µsec (Min)

100ms (Max)

Figure 3.1

Power-On/Power-Off Sequence

NOTES

Turn on 3.3 V after 1.1 V/1.8 V.

Note 1. About SD0/1_PVDD, especially in the case of switching between 1.8 V and 3.3 V at same power rail, 1.8-V power-on/off

timing can also follow 3.3-V power rail sequence as shown in the

Figure 3.1.

Turn on the DDR IO power supply at the same time as or after the 1.1-V power supply.

From first power rising start to last power rising end must be within 100 ms.

The power-off sequence is the reverse of the power-on sequence

(PRST# → Low  3.3 V = OFF  Other = OFF)

PRST# should be changed from Low to High after the 3.3-V power supply is turned on, after 1 µsec, and after the

input clock from the oscillator stabilizes.

Refer to SD0/1_PVDD when connecting eMMC.

RZ/G2UL Datasheet(PDF) 18 Page - Renesas Technology Corp

RZ/G2UL Datasheet(HTML) 18 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Datasheet Download

Link URL