AT80SND1C-ROTIL datasheet(128/210 Pages) ATMEL

128 / 210 page

128

AT8xC51SND1C

4109E–8051–06/03

Table 116. MMINT Register

MMINT (S:E7h Read Only) – MMC Interrupt Register

Reset Value = 0000 0011b

7654

3210

MCBI

EORI

EOCI

EOFI

F2FI

F1FI

F2EI

F1EI

Bit

Number

Bit

Mnemonic

Description

7MCBI

MMC Card Busy Interrupt Flag

Set by hardware when the card enters or exits its busy state (when the busy

signal is asserted or deasserted on the data line).

Cleared when reading MMINT.

6EORI

End of Response Interrupt Flag

Set by hardware at the end of response reception.

Cleared when reading MMINT.

5EOCI

End of Command Interrupt Flag

Set by hardware at the end of command transmission.

Clear when reading MMINT.

4EOFI

End of Frame Interrupt Flag

Set by hardware at the end of frame (stream or block) transfer.

Clear when reading MMINT.

3F2FI

FIFO 2 Full Interrupt Flag

Set by hardware when second FIFO becomes full.

Cleared by hardware when second FIFO becomes empty.

2F1FI

FIFO 1 Full Interrupt Flag

Set by hardware when first FIFO becomes full.

Cleared by hardware when first FIFO becomes empty.

1F2EI

FIFO 2 Empty Interrupt Flag

Set by hardware when second FIFO becomes empty.

Cleared by hardware when second FIFO becomes full.

0F1EI

FIFO 1 Empty Interrupt Flag

Set by hardware when first FIFO becomes empty.

Cleared by hardware when first FIFO becomes full.

AT80SND1C-ROTIL Datasheet(PDF) 128 Page - ATMEL Corporation

AT80SND1C-ROTIL Datasheet(HTML) 128 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL