M37274EFSP datasheet(77/148 Pages) RENESAS

77 / 148 page

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER

and ON-SCREEN DISPLAY CONTROLLER

M37274EFSP

PRELIMINARY

Notice:

This

is not

a final

specification.

Some

paramentic

limits

are

subject

to change.

MITSUBISHI MICROCOMPUTERS

Fig. 77. Clock Control Register

b7 b6 b5 b4 b3 b2 b1 b0

Clock source control register (CS) [Address 0216 16]

Name

Functions

After reset RW

Clock Source Control Register

CC mode clock

selection bit (CS0)

0R W

1, 2 OSD mode clock selection

bits (CS1, CS2)

0: Data slicer clock

1: OSC1 clock

0R W

EXOSD mode clock

selection bit (CS3)

0: Data slicer clock

1: OSC1 clock

0R W

4, 5

Pre-divide ratio of layer 2

selection bit (CS6)

0: ! 1

1: ! 2

0: Data slicer clock

1: OSC1 clock

0: Main clock (See note 1)

1: Do not set

Test bit

(See note 3)

OSD oscillating mode

selection bits (CS4, CS5)

0 0: 32 kHz oscillating mode

0 1: Input ports P6 3, P64

(See note 2)

1 0: LC oscillating mode

1 1: Ceramic • quartz-crystal

oscillating mode

Notes 1: When setting “102,” main clock is set as a clock in the CC mode and

EXOSD mode regardless of bits 0, 3.

2: When selecting input ports P6 3 and P64, set bit 7 at address 00C716

to “0.”

3: Be sure to set bit 7 to “0” for program of the mask and the EPROM

versions. For the emulator MCU version (M37274ERSS), be sure to set

bit 7 to “1” when using the data slicer clock for software debugging.

M37274EFSP Datasheet(PDF) 77 Page - Renesas Technology Corp

M37274EFSP Datasheet(HTML) 77 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL