Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SH7021 Datasheet(PDF) 24 Page - Renesas Technology Corp

Part # SH7021
Description  SuperH??RISC engine
PDF  509 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7021 Datasheet(HTML) 24 Page - Renesas Technology Corp

Back Button SH7021 Datasheet HTML 20Page - Renesas Technology Corp SH7021 Datasheet HTML 21Page - Renesas Technology Corp SH7021 Datasheet HTML 22Page - Renesas Technology Corp SH7021 Datasheet HTML 23Page - Renesas Technology Corp SH7021 Datasheet HTML 24Page - Renesas Technology Corp SH7021 Datasheet HTML 25Page - Renesas Technology Corp SH7021 Datasheet HTML 26Page - Renesas Technology Corp SH7021 Datasheet HTML 27Page - Renesas Technology Corp SH7021 Datasheet HTML 28Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 509 page
background image
RENESAS 3
Table 1.1
Features of the SH7020 and SH7021 Microcomputers (cont)
Feature
Description
Interrupt controller (INTC)
Nine external interrupt pins (NMI, IRQ0–IRQ7)
Thirty internal interrupt sources
Sixteen programmable priority levels
User break controller (UBC)
Generates an interrupt when the CPU or DMAC generates a bus
cycle with specified conditions
Simplifies configuration of a self-debugger
Clock pulse generator (CPG)
On-chip clock pulse generator (maximum operating frequency:
20 MHz):
• 20-MHz pulses can be generated from a 20-MHz crystal with a
duty cycle correcting circuit
Bus state controller (BSC)
Supports external memory access:
• Sixteen-bit external data bus
Address space divided into eight areas with the following preset
features:
• Bus size (8 or 16 bits)
• Number of wait cycles can be defined by user.
• Type of area (external memory area, DRAM area, etc.)
—
Simplifies connection to ROM, SRAM, DRAM, and
peripheral I/O
• When the DRAM area is accessed:
—
RAS and CAS signals for DRAM are output
—
Tp cycles can be generated to assure RAS precharge
time
—
Address multiplexing is supported internally, so DRAM
can be connected directly
• Chip select signals (CS0 to CS7) are output for each area
DRAM refresh function:
• Programmable refresh interval
• Supports CAS-before-RAS refresh and self-refresh modes
DRAM burst access function:
• Supports high-speed access modes for DRAM
Wait cycles can be inserted by an external WAIT signal
One-stage write buffer improves the system performance
Data bus parity can be generated and checked



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com