Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

7721 Datasheet(PDF) 111 Page - Renesas Technology Corp

Part # 7721
Description  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  577 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7721 Datasheet(HTML) 111 Page - Renesas Technology Corp

Back Button 7721 Datasheet HTML 107Page - Renesas Technology Corp 7721 Datasheet HTML 108Page - Renesas Technology Corp 7721 Datasheet HTML 109Page - Renesas Technology Corp 7721 Datasheet HTML 110Page - Renesas Technology Corp 7721 Datasheet HTML 111Page - Renesas Technology Corp 7721 Datasheet HTML 112Page - Renesas Technology Corp 7721 Datasheet HTML 113Page - Renesas Technology Corp 7721 Datasheet HTML 114Page - Renesas Technology Corp 7721 Datasheet HTML 115Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 111 / 577 page
background image
7721 Group User’s Manual
INTERRUPTS
7–14
7.7 Sequence from acceptance of interrupt request until execution of interrupt routine
Fig. 7.7.2 INTACK sequence timing (at minimum)
[S]H
qWhen stack pointer (S)’s contents are even and no Wait
PG
PCH
00
00
00
00
00
00
00
00
00
00
([S]–1)H
FF16
ADH
PCH
PSH
FF16
DH
AP
AH
Interrupt
disable
flag (I)
Internal
clock
CPU
PCL
PG
PSL
XX16
DL
ADH
ADL
PCL
00
XX16
AL
ADL
00
[S]L
INTACK sequence
Op-code
Op-code
: Not used
[S]
XX16
AD H
AD L
: Contents of stack pointer (S)
: Low-order 8 bits of vector address
: Contents of vector address (High-order address)
: Contents of vector address (Low-order address)
CPU
AP
AH
AL
D H
DL
([S]–2)H ([S]–3)H ([S]–4)H ([S]–5)H ([S]–5)H
([S]–1)L ([S]–2)L ([S]–3)L ([S]–4)L ([S]–5)L ([S]–5)L
: CPU standard clock
: High-order 8 bits of CPU internal address bus
: Middle-order 8 bits of CPU internal address bus
: Low-order 8 bits of CPU internal address bus
: CPU internal data bus for odd address
: CPU internal data bus for even address
7.7.1 Change in IPL at acceptance of interrupt request
When an interrupt request is accepted, the processor interrupt priority level (IPL) is replaced with the
interrupt priority level of the accepted interrupt. This results in easy control of the processing for multiple
interrupts. (Refer to section “7.9 Multiple interrupts.”)
At reset or when a watchdog timer interrupt or a software interrupt is accepted, a value listed in Table 7.7.1
is set into the IPL.
Table 7.7.1 Change in IPL at acceptance of interrupt request
Interrupts
Reset
Watchdog timer
Zero division
BRK instruction
Other interrupts
Change in IPL
Level 0 (“0002”) is set.
Level 7 (“1112”) is set.
Not changed.
Not changed.
Accepted interrupt priority level is set.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com