Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

7721 Datasheet(PDF) 169 Page - Renesas Technology Corp

Part # 7721
Description  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  577 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7721 Datasheet(HTML) 169 Page - Renesas Technology Corp

Back Button 7721 Datasheet HTML 165Page - Renesas Technology Corp 7721 Datasheet HTML 166Page - Renesas Technology Corp 7721 Datasheet HTML 167Page - Renesas Technology Corp 7721 Datasheet HTML 168Page - Renesas Technology Corp 7721 Datasheet HTML 169Page - Renesas Technology Corp 7721 Datasheet HTML 170Page - Renesas Technology Corp 7721 Datasheet HTML 171Page - Renesas Technology Corp 7721 Datasheet HTML 172Page - Renesas Technology Corp 7721 Datasheet HTML 173Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 169 / 577 page
background image
TIMER B
7721 Group User’s Manual
9–2
9.1 Overview
Timer B consists of three counters, Timers B0 to B2, each equipped with a 16-bit reload function. Timers
B0 to B2 operate independently of one another.
Timer B has three operating modes listed below. Timers B0 and B1 have selective three operating modes
listed below. Timer B2 operates only in the timer mode.
(1)
Timer mode (Timers B0 to B2)
The timer counts an internally generated count source.
(2)
Event counter mode (Timers B0 and B1)
The timer counts an external signal.
(3)
Pulse period/Pulse width measurement mode (Timers B0 and B1)
The timer measures an external signal’s pulse period or pulse width.
In this chapter, Timer Bi (i = 0 to 2) indicates Timers B0 to B2. Timer Bj (j = 0, 1) indicates Timers B0 and
B1; this is used when the timer B’s input/output pins are used etc. (Hereafter, input/output pins are called
I/O pins.)
9.2 Block description
Figure 9.2.1 shows the block diagram of Timer B. Explanation of registers relevant to Timer B is described
below.
9.1 Overview 9.2 Block description
f 2
f 16
f 64
f 512
Count source select bits
Timer mode
Pulse period/Pulse width measurement mode
Polarity switching
and edge pulse
generating circuit
Event counter
mode
Count start bit
Counter reset circuit
Data bus (odd)
Data bus (even)
(Low-order 8 bits)
(High-order 8 bits)
Timer Bi reload register (16)
Timer Bi counter (16)
Timer Bi
interrupt
request bit
TBj IN
Timer Bj
overflow
flag
(Valid in pulse period/pulse width
measurement mode)
i = 0–2, j = 0, 1
Fig. 9.2.1 Block diagram of Timer B



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com