Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TDA9109A Datasheet(PDF) 10 Page - STMicroelectronics

Part # TDA9109A
Description  LOW-COST I2C CONTROLLED DEFLECTION PROCESSOR FOR MULTISYNC MONITOR
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

TDA9109A Datasheet(HTML) 10 Page - STMicroelectronics

Back Button TDA9109A Datasheet HTML 6Page - STMicroelectronics TDA9109A Datasheet HTML 7Page - STMicroelectronics TDA9109A Datasheet HTML 8Page - STMicroelectronics TDA9109A Datasheet HTML 9Page - STMicroelectronics TDA9109A Datasheet HTML 10Page - STMicroelectronics TDA9109A Datasheet HTML 11Page - STMicroelectronics TDA9109A Datasheet HTML 12Page - STMicroelectronics TDA9109A Datasheet HTML 13Page - STMicroelectronics TDA9109A Datasheet HTML 14Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 47 page
background image
TDA9109A
10/47
I2C READ/WRITE
Electrical Characteristics (VDD = 5V, Tamb =25°C)
Note: 1
See also I2C Bus Address Table.
SYNC PROCESSOR
Operating Conditions (VDD = 5V, Tamb =25°C)
Electrical Characteristics (VDD = 5V, Tamb =25°C)
Note: 2
TH is the Horizontal period.
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Units
I2C PROCESSOR (See 1)
Fscl
Maximum Clock Frequency
Pin 30
400
kHz
Tlow
Low period of the SCL Clock
Pin 30
1.3
µs
Thigh
High period of the SCL Clock
Pin 30
0.6
µs
Vinth
SDA and SCL Input Threshold
Pins 30, 31
2.2
V
VACK
Acknowledge Output Voltage on SDA
input with 3mA
Pin 31
0.4
V
I2C leak
Leakage current into SDA and SCL
with no logic supply
VDD =0
Pins 30, 31 = 5 V
20
µA
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Units
HsVR
Voltage on H/HVIN Input
Pin 1
0
5
V
MinD
Minimum Horizontal Input Pulses Du-
ration
Pin 1
0.7
µs
Mduty
Maximum Horizontal Input Signal Duty
Cycle
Pin 1
25
%
VsVR
Voltage on VSYNCIN
Pin 2
0
5
V
VSW
Minimum Vertical Sync Pulse Width
Pin 2
5
µs
VSmD
Maximum Vertical Sync Input Duty Cy-
cle
Pin 2
15
%
VextM
Maximum Vertical Sync Width on TTL
H/Vcomposite
Pin 1
750
µs
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Units
VINTH
Horizontal and Vertical Input Logic
Level (Pins 1, 2)
High Level
Low Level
2.2
0.8
V
V
RIN
Horizontal and Vertical Pull-Up Resis-
tor
Pins 1, 2
250
k
Ω
VoutT
Extracted Vsync Integration Time (%
of TH) on H/V Composite (see
2)
C0 = 820pF
26
35
%



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com