Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TDA9109A Datasheet(PDF) 31 Page - STMicroelectronics

Part # TDA9109A
Description  LOW-COST I2C CONTROLLED DEFLECTION PROCESSOR FOR MULTISYNC MONITOR
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

TDA9109A Datasheet(HTML) 31 Page - STMicroelectronics

Back Button TDA9109A Datasheet HTML 27Page - STMicroelectronics TDA9109A Datasheet HTML 28Page - STMicroelectronics TDA9109A Datasheet HTML 29Page - STMicroelectronics TDA9109A Datasheet HTML 30Page - STMicroelectronics TDA9109A Datasheet HTML 31Page - STMicroelectronics TDA9109A Datasheet HTML 32Page - STMicroelectronics TDA9109A Datasheet HTML 33Page - STMicroelectronics TDA9109A Datasheet HTML 34Page - STMicroelectronics TDA9109A Datasheet HTML 35Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 47 page
background image
TDA9109A
31/47
The TDA9109A also includes a Lock/Unlock iden-
tification block which senses in real time whether
PLL1 is locked or not on the incoming horizontal
sync signal.
The lock/unlock information is available through
the I2C read and the pin 3 voltage level
PLL1 Timing Diagram
Figure 10.
2.3 PLL2
PLL2 ensures a constant position of the shaped
flyback signal in comparison with the sawtooth of
the VCO, taking into account the saturation time
Ts (see Figure 11)
Figure 11. PLL2 Timing Diagram
The phase comparator of PLL2 (phase type com-
parator) is followed by a charge pump (typical out-
put current: 0.5 mA).
The flyback input consists of an NPN transistor.
This input must be current driven. The maximum
recommended
input
current
is
5 mA
(see Figure 12).
Figure 12. Flyback Input Electrical Diagram
The duty cycle is adjustable through I
2C from 30 %
to 65 %. For a safe start-up operation, the initial
duty cycle (after power-on reset) is 65% in order to
avoid having too long a conduction period of the
horizontal scanning transistor.
The maximum storage time (Ts Max.) is (0.44TH-
TFLY/2). Typically, TFLY/TH is around 20 % which
means that Ts max is around 34 % of TH.
The PLL1 ensures the exact coincidence between the
signal phase REF and HSYNC. A
±10% T
H phase
adjustment is possible around the 3.4V point.
Phase REF1 is obtained by comparison between
the sawtooth and a DC voltage adjustable between
2.9 V and 4.2 V.
HO SC
Sawtooth
7/8 TH
1/8 TH
6.4V
Ref. for H Position
Vb
(2.9V<Vb<4.2V)
1.6V
REF1
HSync
HOsc
Sawtooth
7/8TH
1/8 TH
Flyback
Internally
shaped Flyback
HDrive
Ts
Duty Cycle
1.6V
4.0V
6.4V
500
Ω
HFly
12
Q1
GND 0V
20k
Ω



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com