TMDS261 datasheet(36/42 Pages) TI

36 / 42 page

TMDS261

SLLS953 – DECEMBER 2008............................................................................................................................................................................................ www.ti.com

Table 8. I2C Register 0x01 Lookup Table

BIT

VALUE

STATE

DEFAULT

DESCRIPTION

7:6

Bit 7

Bit 6

Port Select I2C Mode

Port 1 is selected as the active port; HPD on non-selected ports is low. HPD1 can go low, high

or high-Z.

Port 2 is selected as the active port; HPD on non-selected ports is low. HPD2 can go low, high

or high-Z.

Disallowed (indeterminate sate, all terminations are disconnected)

Standby mode: HPD[1:2] follows HPD_SINK.

5:4

Bit 4

Bit 3

OVS Control

OVS2: DDC sink-side VOL and VIL offset range 2: VIL2 (max): 0.4 V, VOL2 (max): 0.6 V

OVS3: DDC sink-side VOL and VIL offset range 3: VIL3 (max): 0.3 V, VOL3 (max): 0.5 V

OVS1: DDC sink-side VOL and VIL offset range 1: VIL1 (max): 0.4 V, VOL1 (max): 0.7 V

3:2

Bit 3

Bit 2

Output Edge Rate Control

Fastest TMDS output rise and fall time setting + 120 ps approximately (slowest rise and fall

time setting)

Fastest TMDS output rise and fall time setting + 100 ps approximately

Fastest TMDS output rise and fall time setting + 50 ps approximately

Fastest TMDS output rise and fall time setting

1:0

Bit 1

Bit 0

Power Mode

Device enters low-power mode.

Reserved

Device is in normal-power mode.

Table 9. I2C Register 0x02 Lookup Table

BIT

VALUE

STATE

DEFAULT

DESCRIPTION

7:6

Bit 7

Bit 6

Port Select Status Indicator

Indicates port 1 is selected as the active port, all other ports are low.

Indicates port 2 is selected as the active port, all other ports are low.

Disallowed (indeterminate sate, all terminations are disconnected)

Indicates standby mode: HPD[1:2] follows HPD_SINK.

5:4

Bit 4

Bit 3

OVS Control Status Indicator

Indicates DDC sink side VOL and VIL offset range 2: VIL2 (max): 0.4 V, VOL2 (max): 0.6 V

Indicates DDC sink side VOL and VIL offset range 3: VIL3 (max): 0.3 V, VOL3 (max): 0.5 V

Indicates DDC sink side VOL and VIL offset range 1: VIL1 (max): 0.4 V, VOL1 (max): 0.7 V

3:2

Bit 3

Bit 2

Output edge rate status control

Indicates fastest TMDS output rise and fall time setting + 120 ps approximately (slowest rise

and fall time setting)

Indicates fastest TMDS output rise and fall time setting + 100 ps approximately

Indicates fastest TMDS output rise and fall time setting + 50 ps approximately

Indicates fastest TMDS output rise and fall time setting

1:0

Bit 1

Bit 0

Power Mode Status Indicator

Indicates device enters low-power mode

Reserved

Indicates device is in normal-power mode

Submit Documentation Feedback

Product Folder Link(s) :TMDS261

TMDS261 Datasheet(PDF) 36 Page - Texas Instruments

TMDS261 Datasheet(HTML) 36 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

Datasheet Download

Link URL