Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

PCM3168APAPR Datasheet(PDF) 35 Page - Texas Instruments

Click here to check the latest version.
Part # PCM3168APAPR
Description  24-Bit, 96-kHz/192-kHz, 6-In/8-Out Audio Codec with Differential Input/Output
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

PCM3168APAPR Datasheet(HTML) 35 Page - Texas Instruments

Back Button PCM3168APAPR Datasheet HTML 31Page - Texas Instruments PCM3168APAPR Datasheet HTML 32Page - Texas Instruments PCM3168APAPR Datasheet HTML 33Page - Texas Instruments PCM3168APAPR Datasheet HTML 34Page - Texas Instruments PCM3168APAPR Datasheet HTML 35Page - Texas Instruments PCM3168APAPR Datasheet HTML 36Page - Texas Instruments PCM3168APAPR Datasheet HTML 37Page - Texas Instruments PCM3168APAPR Datasheet HTML 38Page - Texas Instruments PCM3168APAPR Datasheet HTML 39Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 66 page
background image
TIMING REQUIREMENTS: SCL AND SDA
t
BUF
t
D-SU
t
D-HD
t
SDA-R
t
SDA-F
t
P-SU
t
SCL-F
t
S-HD
t
LOW
t
SCL-R
t
HI
t
S-SU
t
S-HD
START
Repeated
START
STOP
SDA
SCL
PCM3168A
PCM3168A-Q1
www.ti.com ......................................................................................................................................................................................... SBAS452 – SEPTEMBER 2008
Figure 55. SCL and SDA Control Interface Timing
Timing Requirements for Figure 55
PCM3168A, PCM3168A-Q1
STANDARD MODE
FAST MODE
SYMBOL
PARAMETER
MIN
MAX
MIN
MAX
UNIT
fSCL
SCL clock frequency
100
400
kHz
tBUF
Bus free time between STOP and START condition
4.7
1.3
µs
tLOW
Low period of the SCL clock
4.7
1.3
µs
tHI
High period of the SCL clock
4.0
0.6
µs
tS-SU
Setup time for START/Repeated START condition
4.7
0.6
µs
tS-HD
Hold time for START/Repeated START condition
4.0
0.6
µs
tD-SU
Data setup time
250
100
ns
tD-HD
Data hold time
0
3450
0
900
ns
tSCL-R
Rise time of SCL signal
1000
20 + 0.1 CB
300
ns
tSCL-F
Fall time of SCL signal
1000
20 + 0.1 CB
300
ns
tSDA-R
Rise time of SDA signal
1000
20 + 0.1 CB
300
ns
tSDA-F
Fall time of SDA signal
1000
20 + 0.1 CB
300
ns
tP-SU
Setup time for STOP condition
4.0
0.6
µs
tGW
Allowable glitch width
N/A
50
CB
Capacitive load for SDA and SCL line
400
100
pF
Noise margin at high level for each connected device
VNH
0.2 × VDD
0.2 × VDD
V
(including hysteresis)
Noise margin at low level for each connected device
VNL
0.1 × VDD
0.1 × VDD
V
(including hysteresis)
VHYS
Hysteresis of Schmitt-trigger input
N/A
0.05 × VDD
V
Copyright © 2008, Texas Instruments Incorporated
Submit Documentation Feedback
35
Product Folder Link(s): PCM3168A PCM3168A-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com