PCM3168APAPR datasheet(38/66 Pages) TI

38 / 66 page

PCM3168A

PCM3168A-Q1

SBAS452 – SEPTEMBER 2008 ......................................................................................................................................................................................... www.ti.com

DEC

HEX

MRST

SRST

—

SRDA1

SRDA0

MRST

Mode control register reset for the ADC and DAC

This bit sets the mode control register reset to the default value. Pop-noise may be generated.

Returning the MRST bit to '1' is unneccesary, because it is automatically set to '1' after the mode

control register is reset.

Default value = 1.

MRST

Mode control register reset

Set default value

Normal operation (default)

SRST

System reset for the ADC and DAC

This bit controls system reset, the relation between system clock and sampling clock

re-synchronization, and ADC operation and DAC operation restart. The mode control register is

not reset and the PCM3168A and PCM3168A-Q1 do not go into a power-down state. The fade-in

sequence is supported in the resume process, but pop-noise may be generated. Returning the

SRST bit to '1' is unneccesary; it is automatically set to '1' after triggering a system reset.

Default value = 1.

SRST

System reset

Resynchronization

Normal operation (default)

SRDA[1:0]

DAC Sampling mode select

These bits control the sampling mode of DAC operation. In Auto mode, the sampling mode is

automatically set according to multiples between the system clock and sampling clock, single rate

for 512 fS and 768 fS, dual rate for 256 fS or 384 fS, and quad rate for 128 fS and 192 fS.

Default value = 00.

SRDA

DAC Sampling mode select

Auto (default)

Single rate

Dual rate

Quad rate

Submit Documentation Feedback

Product Folder Link(s): PCM3168A PCM3168A-Q1

PCM3168APAPR Datasheet(PDF) 38 Page - Texas Instruments

PCM3168APAPR Datasheet(HTML) 38 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

Datasheet Download

Link URL