| Electronic Components Datasheet Search |
|
ATA5423-PLSW Datasheet(PDF) 34 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
ATA5423-PLSW Datasheet(HTML) 34 Page - ATMEL Corporation |
|
34 / 100 page ![]() 34 4841D–WIRE–10/07 ATA5423/ATA5425/ATA5428/ATA5429 The status bit Low_Batt is set to “1” if the voltage at pin VSOUT V VSOUT drops below VThres_2 (typically 2.38V). Low_Batt is set to “0” if V VSOUT exceeds VThres_2 and the status register is read via the 4-wire serial interface or N_RESET is set to low. If V VSOUT drops below VThres_1 (typically 2.3V), N_RESET is set to low. If bit VSOUT_EN in con- trol register 3 is “1”, a DVCC_RESET is also generated. If V VSOUT was already disabled by the connected microcontroller by setting bit VSOUT_EN = 0, no DVCC_RESET is generated. Note: If VSOUT < V Thres_1 (typically 2.3 V) the output of the pin CLK is low, the Microcontroller_Interface is disabled and the transceiver is not programmable via the 4-wire serial interface. Figure 5-3. Reset Timing N_RESET VSOUT_EN (Control Register 3) LOW_Batt (Status Register) DVCC_RESET VSOUT VSOUT DVCC (AVCC) V Thres_1 = 2.3V (typ) 1.5V (typically) V Thres_2 = 2.38V (typ) V SOUT > 2.3V and the XTO is running V SOUT > 2.38V and the XTO is running |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |