| Electronic Components Datasheet Search |
|
ATA5423-PLSW Datasheet(PDF) 56 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
ATA5423-PLSW Datasheet(HTML) 56 Page - ATMEL Corporation |
|
56 / 100 page ![]() 56 4841D–WIRE–10/07 ATA5423/ATA5425/ATA5428/ATA5429 9.1.4 Bit-check Mode In bit-check mode the incoming data stream is examined to distinguish between a valid signal from a corresponding transmitter and signals due to noise. This is done by subsequent time frame checks where the distance between 2 signal edges are continuously compared to a pro- grammable time window. The maximum count of this edge-to-edge test before the transceiver switches to receiving mode is also programmable. 9.1.5 Configuration of the Bit Check Assuming a modulation scheme that contains 2 edges per bit, two time frame checks verify one bit. This is valid for Manchester, Bi-phase and most other modulation schemes. The maximum count of bits to be checked can be set to 0, 3, 6 or 9 bits via the variable N Bit-check in control register 5. This implies 0, 6, 12 and 18 edge-to-edge checks, respectively. If N Bit-check is set to a higher value, the transceiver is less likely to switch to receiving mode due to noise. In the pres- ence of a valid transmitter signal, the bit check takes less time if N Bit-check is set to a lower value. In RX polling mode, the bit-check time is not dependent on N Bit-check if no valid signal is present. Figure 9-3 shows an example where 3 bits are tested successfully. Figure 9-3. Timing Diagram for Complete Successful Bit Check (Number of Checked Bits: 3) As seen in Figure 9-4, the time window for the bit check is defined by two separate time limits. If the edge-to-edge time t ee is in between the lower bit-check limit TLim_min and the upper bit-check limit T Lim_max, the check will be continued. If tee is smaller than limit TLim_min or exceeds TLim_max, the bit check will be terminated and the transceiver switches to sleep mode. Figure 9-4. Valid Time Window for Bit Check Bit check mode Bit check ok Start-up mode Receiving mode 1/2 Bit 1/2 Bit 1/2 Bit 1/2 Bit 1/2 Bit 1/2 Bit RX_ACTIVE Demod_Out Bit check T Startup_Sig_Proc T Bit-check Demod_Out 1/f Sig t ee T Lim_min T Lim_max |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |